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With the advent of SOCs and SOPs, more functionalities are integrated into an IC 
or package. Higher level of integration has made testing, validation of ICs more 
challenging due to lack of observability of internal circuit nodes. This calls for new 
embedded Design for Test (DFT) circuit design and test methodology development. This 
work is geared towards solving the analog/RF testing problem mentioned above by crafting 
intelligent stimulus to excite the non-idealities of the circuit, along with machine learning 
algorithms to learn the behavior of the system. Though the manufacturing cost of a 
transistor is decreasing over the technology generations, test cost per transistor is remaining 
constant or decreasing at a lower rate. So, there will be a time when test cost per transistor 
will be more than the actual manufacturing cost of a transistor. Every newer technology 
advancement entails newer test methodologies for keeping the test cost at a certain bound. 
ATE cost for mixed-signal and RF ICs are higher than that of digital ICs.  There is a need 
in industry for low cost efficient testing, tuning and validation methodologies for mixed-
signal and RF circuits and systems. In this thesis, we have addressed the following 
validation problems: 
i) Manufacturing testing (Process Adaptive RF Transceiver Testing) 
ii) Post manufacture tuning (Learning Assisted Parallel Testing and Tuning of 
Massively Beam-forming MIMO systems) 
iii) Pre and post silicon verification (Built In State Consistency Checking for Mixed-
Signal/RF Verification) 
 xxi 
We have found that the knowledge of DFx design for analog/RF circuits (stimulus 
design, sensor design) can be leveraged in other emerging security solutions also. For 




CHAPTER 1. INTRODUCTION 
Aggressive scaling of technology nodes has enabled in accommodating more 
number of transistors within the same die area.  More number of transistors within the same 
die area led to incorporate newer functionalities and features into an IC. With the advent 
of SOCs and SOPs, more functionalities are integrated into an IC or package. Higher level 
of integration has made testing, validation of ICs more challenging due to lack of 
observability of internal circuit nodes. For digital circuits, scan chain is a plausible solution 
to observe internal nodes. However, no such scan chain technique is available for analog, 
mixed-signal and RF circuits due to signal integrity and loading issues.  Testing and 
validating integrated ICs are becoming challenging with newer technology nodes.  This 
calls for new embedded Design for Test (DFT) circuit design and test methodology 
development. It is clearly pointed out in ITRS 2014 test document that multi-level 
packaging will impose new requirements for system level testing as access to individual 
dies are limited. And this entails significant Design for Test (DFT) improvements in highly 
integrated ICs. Alternative test and validation solutions such as Built in Self-Test (BIST), 
DFx are necessary for highly integrated systems. For BIST and DFx special analog signal 
generation (test stimulus) and analog signal capturing sensor capabilities are required. 
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Figure 1: IC manufacturing and test cost 
(Source: SOC Design Lecture 21   J A  Abraham) 
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As shown in Figure 1, though the manufacturing cost of a transistor is decreasing 
over the technology generations, test cost per transistor is remaining constant or decreasing 
at a lower rate. So, there will be a time when test cost per transistor will be more than the 
actual manufacturing cost of a transistor. Every newer technology advancement entails 
newer test methodologies for keeping the test cost at a certain bound. As shown in Figure 
2, ATE cost for mixed-signal and RF ICs are higher than that of digital ICs.  There is a 
need in industry for low cost efficient testing, tuning and validation methodologies for 
mixed-signal and RF circuits and systems. In this thesis, we have addressed the following 
validation problems: 
i) Manufacturing testing (Process Adaptive RF Transceiver Testing) 
ii) Post manufacture tuning (Learning Assisted Parallel Testing and Tuning of 
Massively Beam-forming MIMO systems) 
iii) Pre and post silicon verification (Built In State Consistency Checking for Mixed-
Signal/RF Verification) 
We have found that the knowledge of DFx design for analog/RF circuits (stimulus 
design, sensor design) can be leveraged in other emerging security solutions also. For 
example, in Trojan detection in digital systems and in designing Physically Unclonable 
Functions (PUFs). Instead of analog signal optimization we will use a pulse as a stimulus 
and several voltage and current sensors will be placed in the design to predict the presence 
of Trojans in digital pipeline systems. Challenge engineering (finding a suitable challenge 
for a PUF) is similar to stimulus optimizing problem of RF circuits.  
 4 
The rest of the thesis is arranged as follows: In chapter 2, we have discussed process 
adaptive testing of RF transceiver[3, 4]. In chapter 3, we have discussed model based post 
silicon validation techniques using validation signatures [5-9]. In chapter 4, we have 
developed a model less methodology for pre and post silicon verification of mixed-signal 
and RF systems [10].In chapter 5 we have discussed parallel testing and tuning of massive 
beam-forming MIMO systems. In chapter 6, we have demonstrated how the state space 
representation of an analog circuit (described in detail in chapter 4, for analog verification) 
can help in designing and quantifying analog physically unclonable functions (PUFs) [11]. 
In chapter 7, we have developed a pulse based testing methodology for Trojan detection in 




CHAPTER 2. ADAPTIVE TESTING OF ANALOG/RF CIRCUITS 
USING HARDWARE-EXTRACTED FSM MODELS 
2.1 Introduction 
There been significant work in the past on the problem of signature-based 
alternative test of mixed-signal/RF circuits and systems.  Such testing techniques are 
predicated on either: (a) alternative test stimulus generation algorithms that use circuit-
level or behavioral models as core simulation engines [15-18], (b) careful test stimulus 
selection from test suites already constructed for the purpose of measuring device 
specification [19]and (c) application of random or pseudo-random test stimulus [20]. 
Method (a), above, is limited by the time-complexity of accurate simulation and by the 
limitations of behavioral simulation algorithms (accuracy, inability to model specific 
parameters such as bias currents, EVM etc.). These limitations are particularly acute 
because test generation algorithms [15-18] require repeated circuit/system simulation and 
test generation for even “small” circuits can run into days of compute time. In addition, 
any inaccuracies involved, place significant burden on back-end test response calibration 
algorithms [21] that are used to predict a DUT’s performance specifications from its test 
response signature. In contrast, methods (b) and (c) suffer from significantly larger test 
complexity (time, number/length of tests) in comparison to (a) as well as the inability to 
automatically modify/optimize test stimulus to minimize test application time without 
compromising failure coverage. All the methods (a-c) suffer from one other key limitation: 
it is very difficult to design test stimulus in a simulation environment that takes all the non-
idealities of the tester instrumentation itself into account. While models of probe, pin, cable 
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and tester electronics are not always accurate, inclusion of such models along with models 
of the DUT makes test generation even more difficult and simulation-intensive. To this 
effect, a methodology for generating tests directly from repeated chip measurements 
performed iteratively on a mixed-signal tester was proposed in [22] and avoids all device 
simulation. However, this approach is impractical as it involves engagement of a 
production test system over long periods of time for test generation and because all the 
hardware devices must be retested every time the test stimulus needs to be adapted to 
accommodate outlier devices or shifting process conditions (this requires cataloging and 
storage of hardware devices for retesting). Virtual probe technique [23] for performance 
prediction of spatially correlated ICs from same wafer can be leveraged here for model 
training.  
Key contributions of this work are described as follows: 
1. Finite State Machine Modeling of RF/Analog Circuits: An envelope simulating 
model ABCD-RFH has been developed for quick envelop simulation of high 
frequency RF circuits. The model considers transient analog wave-shape and can 
be extracted from actual hardware stimulation or from SPICE level simulation 
of the DUT. As ABCD-RFH is a finite state machine model, response for an 
arbitrary input stimulus is obtained by traversing the state machine in 
accordance with the input stimulus. As state traversal for a reasonably big FSM 
is computationally inexpensive, the model simulates a RF system in orders of 
magnitude less time in comparison to state of the art RF simulators. 
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2. Stimulus Generation: Using the FSM models generated, ultra-fast stimulus 
generation for classification and specification prediction is proposed in this 
work. 
3. Adaptive Signature Test: The test methodology developed in this work is 
adaptive to process corners. Classification, Outlier detection and specification 
prediction adapts to process shift.  
The remaining part of the chapter is arranged as follows: A brief literature survey of 
test stimulus generation and adaptive testing of analog/RF systems are presented in section 
2.2. The adaptive testing approach is explained in section 2.3. FSM model generation 
technique (ABCD-RFH) is discussed in Section 2.5.  Circuit and system level simulation 
results are shown in section 2.6. In Section 2.7, hardware IC measurement results 
corroborates efficacy of the adaptive test methodology proposed in this chapter. 
Conclusions are made in section 2.8. 
2.2 Prior Work 
2.2.1 Test Stimulus Generation 
The earliest research on alternative test  generation [24]  attempted to replace 
standard specification based test procedures with fast transient tests and relied on the use 
of linear sensitivities of the performance specifications of the device under test (DUT) to 
process variations (around the nominal process parameter values), to guide the test search. 
The approach was based on the observation that there exists a minimum deviation of each 
of np relevant process parameters in the presence of worst case tolerance bounds on all 
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other process parameters, that violates at least one specification of the device under test 
(DUT)  under given DUT specification test limits. The cost function for test generation was 
formulated in such a way as to detect such a minimum deviation for each of the np process 
parameters using a transient test, thereby implicitly testing for the DUT standard test 
specifications. The result of the test procedure was a “pass” vs. “fail” decision with very 
low misclassification rate. This work was followed by the work of Voorakaranam, et. al. 
[15, 16], in which changes ∆𝑆 in the performance specifications of the DUT were 
represented as a linear transformation of multi-parameter process perturbations ∆𝑋 via a 
sensitivity matrix A as given by ∆𝑆 = 𝐴∆𝑋. The objective was to design a set of alternative 
test measurements M to minimize the least squares norm of  ||𝐴 − 𝐷𝐵|| as given in Eq. 1. 
∆𝑆 = 𝐴∆𝑋   ∆𝑀 = 𝐵∆𝑋      
𝑆: 𝑆𝑝𝑒𝑐𝑖𝑓𝑖𝑐𝑎𝑡𝑖𝑜𝑛𝑠 𝑋: 𝑃𝑟𝑜𝑐𝑒𝑠𝑠 𝑃𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
𝑀: 𝑀𝑒𝑎𝑠𝑢𝑟𝑒𝑑 𝑆𝑖𝑔𝑛𝑎𝑡𝑢𝑟𝑒  
∆𝑆 = 𝐴𝐵−1∆𝑆 = 𝐷∆𝑆 𝑤ℎ𝑒𝑟𝑒 𝐷 = 𝐴𝐵−1 
(1) 
 
If the norm ||𝐴 − 𝐷𝐵|| = 0, it is seen that for arbitrary test limits on the 
performance parameters of the DUT, corresponding test limits on the alternate 
measurements M can always be set in such a way that all multi-parameter process 
perturbations that violate any performance specification of the DUT are guaranteed to be 
detected by the determined alternate test measurements and their corresponding test limits.  
A key limitation of this approach is that it relies on the linear sensitivities of the test 
specifications S and alternative measurements M to perturbations in the process parameters 
X. Hence, the goodness of the generated test waveform for discriminating “good” vs. “bad” 
devices close to the device test specification limits is not addressed appropriately and can 
suffer for devices with weak or strong nonlinear input-output characteristics. To address 
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this issue, the works of [16, 21, 25, 26] used nonlinear regression models to evaluate how 
accurately the test specifications of the device under test (DUT) could be predicted from 
the DUT response to each candidate test waveform. This is, however, computationally 
expensive as large numbers of device instances M in Figure 3 are necessary for 
constructing the regression models and validating the accuracy of the same in each iteration 
of the genetic optimization approach of Figure 3, resulting in hours of test generation time 
for even simple RF modules such as amplifiers and mixers.  Finally, there has been research 
in the use of random test stimulus also. In [20], the use of random modulated bit streams 
for testing and diagnosis of RF systems has been explored. The method yields accurate RF 
test and diagnosis results but incurs longer test times than the use of carefully optimized 
tests .While we do not focus on diagnosis of RF systems in this research as in [20], the key 
objective of this work is in scalable and tractable test stimulus optimization for pass/fail 
classification and alternative test of generic analog/RF circuits. 
 
Figure 3: Test generation flow [16] 
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2.2.2 Adaptive Testing  
Generally, the production tests are static in nature, i.e. the test patterns, 
characterizing models and test data analysis criteria for pass/fail do not change over time. 
If variation among the tested devices are small, static tests will serve the purpose of testing 
without much loss of accuracy. Process variation observed in today’s RF/analog circuits 
manufactured in sub 22 nm technology node is huge as the gate oxide thickness and channel 
length are of the orders of diameters of few molecules. As alternate test is an indirect test 
based on statistical correlation of device specification and measured signature. Mapping of 
measured signature to device specification is a process dependent function. So alternate 
test based diagnosis, specification prediction calls for process adaptability.  
There has been research on adaptive test ordering for early detection of fault and 
test time reduction[27] for AMS/RF circuits. An overview of adaptive testing for mixed 
signal circuits are given in [28]. In [29] the authors have demonstrated a per-device 
adaptive test for analog/RF circuits aiming at optimizing, compacting test sets. The authors 
have correctly pointed out that re-characterize the test methodology periodically at every 
wafer transition will involve unnecessary extra test time and cost. Dynamic process shift 
(wafer to wafer and lot to lot) is monitored by observing test statistics of few randomly 
selected devices subjected to full test suite (not compact test). These randomly selected 
devices are used to compute Kullback-Leibler distance from the characterization set. The 
proposed work of this chapter does not measure specification, predict specification from 
measured signature. So statistical distance measurement of specifications cannot be 
employed here. In [30] Stratigopoulos et al., have proposed adaptive alternate testing by 
employing a defect filter to screen out defective devices not suitable for alternate testing. 
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Wafer to wafer and lot to lot process adaptation were not incorporated in the test 
methodology. 
2.3 Adaptive Testing Approach 
Adaptive testing approach, proposed in this work is consisting of two parts: a) pre-
silicon test development and b) post silicon adaptive manufacturing test development. 
2.3.1 Pre-Silicon Test Development:  
Steps in pre-silicon test development are shown in Algorithm 1. An ensemble of 
devices is created by uniformly sampling the multi-dimensional process parameter space. 
For every sampled device, a Booleanized model is extracted for fast transient simulation. 
Using the models of the sampled devices a stimulus is generated that can maximally 
separate the device responses. Each step in Algorithm 1 is explained in detail below. 
(Booleanized model generation from SPICE simulation and from hardware stimulation is 
explained in section 2.5) 




Create an ensemble of device models via uniform sampling of the multi-
dimensional process parameter space of the manufacturing process 
2. Create Booleanized models of each device in the ensemble using RF 
Booleanization algorithms 
3. Design a test stimulus that allows minimal-size clustering of the devices 
in the ensemble based on the response of each device to the applied test 
 
2.3.1.1 Device Selection for Pre-Silicon Test 
It is already mentioned in section II that test generation is a computationally 
expensive process. To reduce test generation time, we may not use all the available devices 
(hardware or software modeled). We will develop an algorithm to judiciously choose 
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devices such that the test quality is not compromised appreciably but test generation time 
is reduced. 
 
Figure 4: Probability weight for single variable 
We assume that all the process parameters are normally distributed and the joint 
probability density function (pdf) of the process parameters is given by Eq. 2, below. 
𝑓(𝑥1, 𝑥2 … . . , 𝑥𝑛) = 𝑓(𝑥) =
1
√(2𝜋)𝑛|Σ|
exp (−(𝑥 − 𝜇)𝑇Σ−1(𝑥 − 𝜇)) 
𝑤ℎ𝑒𝑟𝑒 𝑥1, 𝑥2, … . 𝑥𝑛 𝑎𝑟𝑒 𝑛 𝑝𝑟𝑜𝑐𝑒𝑠𝑠 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
𝜇 = [𝜇1 𝜇2 … 𝜇𝑛] 𝑚𝑒𝑎𝑛 𝑜𝑓 𝑝𝑟𝑜𝑐𝑒𝑠𝑠 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
Σ 𝑖𝑠 𝑐𝑜𝑣𝑎𝑟𝑖𝑎𝑛𝑐𝑒 𝑚𝑎𝑡𝑟𝑖𝑥 𝑜𝑓 𝑝𝑟𝑜𝑐𝑒𝑠𝑠 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
(2) 
 
To create device instances corresponding to diverse process corners, a simple 
strategy is to generate devices by sampling the joint probability density function described 
by Eq. 2. However, this creates a large number of device instances centered around the 
mean of the joint pdf above.  For test generation to be effective, we need instead many 
devices around the test specification acceptance boundaries of the DUT. This allows for 
effective discrimination of “good” vs. “bad” devices at the test specification limits allowing 
higher quality tests to be generated.  To force this bias, we generate device instances using 
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a uniform distribution of the process parameters as shown in Figure 3, bounded by its 3𝜎 
limits. For every sampled device from the uniform sample space a weight is associated 
which is a measure of the probability of the device instance being generated if the process 
space was sampled from the joint normal distribution (Eq. 2). For a single process variable, 
this measure is the area under the normal curve around the sampled point (an example is 
shown in Figure 4 for x=-1). If the sampled device corresponds to the process parameters  
(𝑥1
′ , 𝑥2
′ , … . , 𝑥𝑛
′ ) the corresponding weight w for the corresponding device instance is given 
by Eq. 3. 
𝑤 = ∭ 𝑓(𝑥1
′ , 𝑥2
′ , … . , 𝑥𝑛
′ )𝑑𝑥1𝑑𝑥2 … . 𝑑𝑥𝑛  
𝑥1=𝑥1













To ensure that device instances are selected from diverse process corners, a large 
number N of device instances are sampled as per the uniform process parameter 
distribution of Figure 3. Only a limited number M of N device instances are used. To select 
such M of N devices, first K random transient stimuli are generated. Subsequently, each of 
the N devices is stimulated by the K random test patterns. Consequently, every device 
instance is associated with K response vectors corresponding to time-sampled values of the 
response waveform. The distance 𝑑𝑖𝑗  between any two response vectors 𝑅𝑖 and 𝑅𝑗 
corresponding to different devices i and j is given by the L2 norm of 𝑅𝑖 and 𝑅𝑗(equation 4). 
The distance between two device instances i and j, D(i,j) is defined to be the largest distance 
across all the K random test stimuli (Eq. 5). To identify the M devices out of N, K-means 
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clustering is performed to cluster the N devices into M clusters in such a way that the mean 










𝐷(𝑖, 𝑗) = max  𝑑𝑖𝑗
𝑘  
𝑤ℎ𝑒𝑟𝑒 𝑑𝑖𝑗
𝑘  𝑖𝑠 𝑡ℎ𝑒 𝑑𝑖𝑠𝑡𝑎𝑛𝑐𝑒 𝑏𝑒𝑡𝑤𝑒𝑒𝑛 𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒 𝑣𝑒𝑐𝑡𝑜𝑟𝑠  𝑅𝑖𝑎𝑛𝑑 𝑅𝑗 
𝑓𝑜𝑟 𝑘𝑡ℎ 𝑠𝑡𝑖𝑚𝑢𝑙𝑢𝑠  
(5) 
 
The last step of the procedure consists of picking one device instance from each 
cluster to generate the M devices needed in box 2 of Figure 3. Let L be the vector of test 
specification limits for each of the test specifications of the DUT and let Lu be the 
corresponding vector of test specification values for the u’th device instance. We determine 
the device u in each cluster with the smallest norm ||L-Lu|| (this is the device that is closest 
to the test acceptance limits of the DUT).  When two or more devices have similar values 
of ||L-Lu||, the device with the higher weight w, defined by Eq. 3 is selected from the cluster 
of device instances. Finding the multidimensional integral (Eq. 3) is not straight forward. 
For sake of brevity we are not discussing here how to enumerate this integral. The 
enthusiastic readers are requested to consult [31] for numerical integration techniques to 
compute this integral and [32] for computing the integral using mahalanobis distance. In 













N: Number of randomly generated devices; 
M: Number of devices to be selected in box 2 of Figure 3. 
Generate K random transient test stimuli; 
Simulate all N device instances and capture response signatures 
corresponding to all K stimuli for each device; 
For all pairs of devices i, j,  compute the distance D(i,j); 
Use k-means clustering algorithm to partition the devices into M 
clusters: 
Pick one device from each cluster based on its distance from the test 
specification limits, resolving conflicts via its weight “w” as per 
equation 3. 
 
















Figure 5: ATPG at pre-silicon stage 
To discriminate amongst devices from diverse process corners, a hierarchical 
clustering algorithm is used in this research. The objective is to maximize the number of 
clusters (devices with similar behavior) for a given distance cutoff (a proxy measure of 
process variability). As the number of clusters is not known a-priori, this must evolve from 
simulation (IC measurement in post silicon) data. Let 𝑥1and 𝑥2 be two input stimuli and 
𝑁𝐶1 and 𝑁𝐶2 be the number of clusters corresponding to  𝑥1 and 𝑥2. If 𝑁𝐶1 > 𝑁𝐶2 then 
𝑥1 is preferred over 𝑥2 as an input test stimulus since it classifies the process space into 
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larger numbers of clusters. Pre-silicon stimulus generation methodology is shown in Figure 
5.K number of random stimuli are generated and applied on N number of sampled devices. 
Here every stimulus is a piecewise linear (PWL) wave. For every stimulus, we get N 
responses from N sampled devices. Total NxK responses are captured. For every stimulus, 
we run a hierarchical clustering on N responses and based on a predefined cutoff distance 
number of unique clusters is determined. A brief tutorial on hierarchical clustering is given 
in next section. For the same cutoff distance, the stimulus that can produce maximum 
number of unique clusters is better than all other stimuli as it is most sensitive among all 
the stimuli. The above description explains only one iteration of stimuli generation. The 
stimuli generation process goes on for multiple iteration with the help of genetic 
optimization (as shown in  Figure 5). New pool of stimuli is generated from previous pool 
using genetic cross over and mutation. Pre-silicon stimuli is generated from process varied 
devices in simulation. It is used as a seed stimuli in post silicon stimuli generation and 
modified later in post-silicon stage. A pseudo code of pre-silicon stimuli generation is 
shown in Algorithm 3. 














Given: Circuit Netlists /Circuit Models / Circuit Hardware 
Instances from various process corners 
Objective: classify the given sample into maximum number of 
reasonable clusters where each cluster (class) will signify a 
varied process corner. 
Input = random input set  
While (stopping criteria not meet) 
     For i=1 to Number of inputs in input set   
          Signature=simulate (netlist, input(i))        
     // Algorithm 4      
     L(i)=hierarchical clustering (signature)        
     Input = cross over (input ,L); // genetic cross over 
     Input = mutate (input ,L);      // genetic mutation 
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11. Optimized stimulus = input(1) 
 
2.3.1.3 Hierarchical clustering tutorial:  
Hierarchical clustering is of two types a) agglomerative clustering (bottom up) and 
b) conglomerative clustering (top up). In this work, we have used bottom up clustering and 
a brief description of the hierarchical agglomerative clustering (HAC) is given below. HCA 
provides a hierarchy of clusters. Graphical representation of HCA is known as dendrogram. 
Each individual element to be clustered is considered a cluster at the beginning. Based on 
element features, pair wise distances are enumerated. Popular distance metrics are 
Euclidian, mahalanobis etc. After that in each iteration two minimally separated clusters 
are merged into one cluster and the process is continued till all the clusters are merged into 
one cluster. The above process creates a hierarchy of clusters. This hierarchy of clusters is 
graphically represented by a dendrogram. Based on user given cut off distance the 
dendrogram is cut (as shown in Figure 6) to generate the required clusters. In Figure 6, two 
examples are shown for cut off distance 1.1 (3 clusters) and 2 (2 clusters). A pseudo code 
for HAC is given in Algorithm 4. 
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Figure 6: Dendrogram 








For a given stimulus capture device responses (signatures). 
Generate pair wise distance vectors for all captured responses in the previous 
step. (Popular distance metrics are Euclidian, Mahalanobis etc.) 
Generate linkage tree (Figure 6) [33] based on distances calculated in the 
previous step. The linkage function (see Figure 6) links pairs of objects that 
are close together into binary clusters. 
Based on user given cutoff distance, clusters are formed from the linkage tree 























2.3.2 Post Silicon Adaptive Manufacturing Test Development: 
Fail
Need more ICs 
to tune test
 Initial population of 
manufactured ICs
1. Measure specifications 
using conventional testing
2. Generate fast simulation 













Test is ready for production test
PNN classifier




Generate regression models for 
specification prediction
1. Measure specifications 
using conventional testing
2. Generate fast simulation 
models for each IC
 
Figure 7: Post silicon adaptive test development flow 
Post silicon adaptive test development flow (as shown in Figure 7) has three steps: i) 
Initial test development ii) Test tuning until it is ready for production level testing and iii) 
Generate regression models for specification prediction. 
 
2.3.2.1 Initial Test Development:  
Post-silicon initial test development is similar to pre-silicon test development. Instead of 
process varied netlists, manufactured ICs are used to generate the test from initial 
population of ICs. 
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2.3.2.2  Test Tuning: 
 N (N=200 is used in this research) number of ICs were used to generate the stimulus in 
the previous step. These N ICs are fully characterized i.e. their specification values were 
measured by conventional ways. As shown in Figure 7, stimulus generated in pre-silicon 
stage is appended to the stimulus generated in initial post silicon test development and the 
combined stimulus is used in the following stages for stimulation (response generation). 
These initial N ICs are used to create a Probabilistic Neural Network (PNN) classifier. 
Each IC response becomes a neuron in the PNN. Corresponding neuron classes are 
assigned based on the IC specification values. In this research, we have categorized ICs 
into three classes: good, marginal and bad respectively based on their measured 
specification values. A short tutorial on PNN is given in the next section. Now a newer set 
of N ICs (not used in building PNN) are taken and stimulated using the stimulus generated 
before.  Using their responses, they are classified using the already built PNN. We use a 
threshold probability to accept a classification done by PNN. Let’s assume the PNN is built 
from three types of devices: class 1, class 2 and class 3. When a new device response comes 
for classification, PNN finds the probabilities (p1 p2 and p3) that the device belongs to 
class 1, class 2 and class 3. For sake of argument if enumerated probabilities are 0.34, 0.33 
and 0.33, PNN will indicate that the device belongs to class 1. As it is clearly visible from 
the numerical probability values that the margin or confidence of classification is poor, we 
would not accept this classification and will reject the device. At the tuning phase, a 
rejected device does not indicate that the device is functionally bad, it only indicates that 
the PNN has not got a similar device in its training set. Let’s assume we set threshold 
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probability at 0.8 then any new device will be rejected, if the probability of the predicted 
class is below 0.8. 
1. Update Threshold 
Probability






































Figure 8: Threshold probability update procedure 
In the model tuning stage, initially we start with a high threshold probability value 
and the threshold is reduced when new devices are added to the PNN. Threshold update 
procedure is shown in Figure 8. When a new device is rejected based on its signature 
response, we measure specifications of that device conventionally and from those 
measured specification values classify the device into one of the classes. Now we find the 
probability the device belongs to that class from the already stored device responses in the 
PNN (this probability is termed as 𝑃𝑎𝑑𝑑𝑒𝑑). New threshold probability is set as per Eq. 6 . 
  
𝑃𝑛𝑒𝑤 =





𝑃𝑛𝑒𝑤: 𝑁𝑒𝑤 𝑇ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 𝑃𝑟𝑜𝑏𝑎𝑏𝑖𝑙𝑖𝑡𝑦 𝑃𝑜𝑙𝑑: 𝑂𝑙𝑑 𝑇ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 𝑃𝑟𝑜𝑏𝑎𝑏𝑖𝑙𝑖𝑡𝑦 
𝑃𝑎𝑑𝑑𝑒𝑑: 𝑀𝑎𝑥𝑖𝑚𝑢𝑚 𝑐𝑙𝑎𝑠𝑠 𝑝𝑟𝑜𝑏𝑎𝑏𝑖𝑙𝑖𝑡𝑦 𝑜𝑓 𝑛𝑒𝑤𝑙𝑦 𝑎𝑑𝑑𝑒𝑑 𝑑𝑒𝑣𝑖𝑐𝑒 
𝑁: 𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑛𝑒𝑢𝑟𝑜𝑛𝑠 𝑖𝑛 𝑡ℎ𝑒 𝑃𝑁𝑁 
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The above-mentioned process of adding new devices to the PNN is continued till we 
reach a stage when the acceptance rate of the PNN is suitable for production testing. In this 
work, we have considered 99.9% acceptance rate as the bar for production testing. As 
shown in Figure 7, stimulus is also regenerated by adding all the initially failing devices 
into the stimulus generation population of devices. Adding a device response to the PNN 
for classification purpose is easy (shown in detail in PNN section), on the other hand 
stimulus generation is computationally expensive. So, as soon as a device fails PNN 
classification test, we add the device response to the PNN but wait for N devices to 
accumulate before regenerating the stimulus.  
 
2.3.2.3 Generate Specification Prediction Test (SPT): 
As shown in Figure 7, the last step in post-silicon test generation is regression test. 
Classification test only classifies devices into different classes(bins), but does not predict 
specification values. If devices are needed to be shipped with specification values, then this 
test is required. The objective of the SPT is to maximize the correlation between the test 
specification values of a sample of DUTs and the response of the DUTS to the applied SPT 
while minimizing the sensitivity of the generated test stimulus to measurement noise. 
Regression test is generated separately for all the classes. Test generation procedure is 
described below: 
To compute the SPT, a candidate test stimulus is applied to all the FSM models of 
DUTs of a class (devices are already classified by previous step). These include models 
for DUTs that may have been shipped to a customer. As per Figure 1, the standard 
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specification values of each of the DUTs are also known. Let the regression equation 
mapping signature to specification be given by Eq. 7. 
Mx=c     
M: signal Matrix   
x: regression coefficients 
c: measured specification values (gain, IP3 etc.) 
        (7)  
Linear regression solution of x is given by Eq. 8 and Eq. 9. 
𝑥 = (𝑀𝑇𝑀)−1𝑀𝑇𝑐 (8) 
𝑙𝑒𝑡  𝑀𝑇𝑐 = 𝑏 𝑎𝑛𝑑 𝑀𝑇𝑀 = 𝐴 𝑠𝑜 𝑥 = 𝐴−1𝑏 





Figure 9: Signature matrix 
In presence of noise (measurement noise, circuit noise) above Eq. 7 becomes Eq. 10. 













From the above Eq. 11, we see that the error will be minimum when norm of 𝐴−1 
and norm of A are minimum. In our test generation, the conditional number of A for an 
acceptable solution should be less than the user given error tolerance.  
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𝐾(𝐴) = ||𝐴|| ∗ ||𝐴−1|| < 𝜎  (12)  
If two variables are linearly dependent, then only Pearson’s product moment 
correlation is applicable. If X is not a monotonic function of Y and if there is noise in 
measurement, then rank correlation is ineffective. Both the above-mentioned scenarios are 
prevalent in alternate transient signal measurement of an analog/RF IC. There is inherent 
noise in analog signal capturing and the relationship between measurement and 
specifications are highly nonlinear and their monotonicity cannot be guaranteed. BD 
(Brownian Distance) correlation  [34]is a perfect dependency checking between alternate 
measurements and specifications. BD correlation is a measure of statistical dependence 
between two vectors of arbitrary length. If (𝑋𝑖, 𝑌𝑖)  𝑖 = 1 … . 𝑛 are samples of two vectors 







Detailed derivation of Eq. 13 can be found in [34].Distance correlation is easy to 
enumerate compare to other proxy’s for dependency checking used in signature testing 
previously. A runtime comparison among various proxies used for dependency checking 
is shown in Table 1. 
Table 1: Average runtime comparison among various mappers used in 
alternate test stimulus generation  
Feed Forward Neural 
Net 
Linear Regression MARS Distance 
Correlation 
60 secs 20 secs 100 secs 2 secs 
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Test generation proceeds by finding a suitable stimulus which maximizes the 
correlation between the DUT specifications and the response of each DUT to the applied 
test. This is formulated as given in Eq. 14. 
 
min  𝑐1 + 𝑐2 … . . +𝑐𝑘       𝑠. 𝑡  𝐾(𝐴) < 𝜎 
ci :  Distance correlation [34] between specification i and alternate 
measurements  
K (A): Conditional number of information matrix (A=MTM) 
σ : A user given value 
(14)  
 
The objective function of the minimization problem aims to pick that stimulus which 
will ensure that every specification is correlated to the alternate measurement. Any 
transient analog measurement is subjected to inevitable noise and measurement inaccuracy. 
If the conditional number of the information matrix formed from the alternate measurement 
is low, then the effect of noise and measurement inaccuracy can be avoided in alternate 
testing.  Speed up in test generation is shown in Table 2.  
Table 2: Speed up in test generation 
Ref [21] This work 
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Figure 10 : PNN classifier 
In this work, probabilistic neural network (PNN) is used as a classifier. As shown in 
Figure 10, PNN consists of four layers: i) input layer ii) pattern layer/training Set iii) 
summation layer and iv) output layer. Each training set data becomes a neuron in pattern 
layer. Each neuron in the input layer contains components of the input vector. Distances 
between each stored vector and input vector are enumerated in pattern layer. Based on these 
distances, at the summation layer the following probabilities are calculated (given in Eq. 
15): 
𝑝𝑖 = Pr(𝑋 ∈ 𝑐𝑙𝑎𝑠𝑠 𝑘| 𝑜𝑏𝑠𝑒𝑟𝑣𝑎𝑡𝑖𝑜𝑛𝑠 𝑖𝑛 𝑐𝑙𝑎𝑠𝑠 𝑖) 
𝑋: 𝑖𝑛𝑝𝑢𝑡 𝑣𝑒𝑐𝑡𝑜𝑟  




At the output layer maximum of the above probabilities is found and corresponding 
class is predicted to be the class of the input vector X. Probability density functions (pdf) 
of the classes are estimated from training samples using Parzen’s [35] pdf estimation 


















X: Input Vector    Xk: kth sample   W: weighting function 
σ: smoothing parameter (0<σ<1)     
(16) 
 
For a Gaussian weighting function and for an input vector of length p, pdf of samples 





















(18)       
 
There has been research on outlier detector before [38, 39]. The advantage of the 
proposed one, in comparison to the state of the art are (i) when extra observation points are 
available we do not need to retrain the network, only incremental training (adding new 
neurons corresponding to the new observation points) is required. An example is shown in 
Figure 10, where an extra data X33 is added in the PNN. (ii) Training of PNN is order of 
magnitude faster than any back propagation Neural Net algorithms. (iii) The proposed 
outlier filter has the capability of rejecting devices based on threshold probability of 
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acceptance, if it is not similar to any one of the training classes. Rejection criteria has 
enabled this outlier filter to handle process shift (discussed in detail in results section). (iv) 
outlier filters in [38, 39] can screen defective devices from normal devices. The proposed 
outlier filter can screen out defective devices, can classify normal devices into process bins. 
Drawback of PNN is that a large amount of memory is required to store all the neurons. 





Figure 11 : Input output transfer curve 
 





The test stimulus generation algorithms are explained in section 2.3.1 and 2.3.2. In 
alternate testing approach the specifications are predicted from a signature, build from 
output response of the DUT corresponding to a well-crafted test stimuli. There are two 
ways to generate this test stimuli: a) by using actual hardware DUT [16, 17] b) by using a 
software model of the DUT [40, 41]. Test generation is an expensive process for both the 
above-mentioned ways. For example, if it is generated on 1000 process varied devices and 
test generation algorithm runs for 50 iterations then 50,000 simulations (for software 
models) are required or 50,000 times the DUT needs to be replaced in the load board 
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(hardware DUT). So, the cost-effective way to do test generation is to build the test on very 
simplified behavioral model. As shown in Figure 11, by simulating SPICE Netlist or by 
actuating hardware DUT, the input output power transfer curve is obtained and this curve 
is modeled as a polynomial (shown in Eq. 19).These models are good enough to capture 
some basic parameters such as gain, IP3, 1 Db compression point etc. but lacks the exact 
waveform capturing capability which is required to predict other critical parameters (Bias 
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Figure 12: PWL stimulus for alternate testing 
In this work, we will generate test on a new software model which is as fast as 
behavioral model in simulation and as accurate as SPICE simulation for test generation 
purpose. In test generation, some information such as range of input frequency, range of 
input slopes etc. are known a-priori. In [42] and [43] the authors have explained a novel 
Boolean model for linear and non-linear circuits respectively. We have taken this modeling 
approach and customized it to model any analog/RF envelope. In this work the test stimulus 
we are trying to come up for stimulating the devices is a PWL wave of finite duration (as 
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shown in Figure 12). Let’s assume that the dynamic range of input stimulus be [0 to V volt] 
and time duration be T second. T is equally divided so that the adjacent time instants are 
separated by 𝛿𝑡 second. For time instants 𝑡0, 𝑡1, 𝑡2 … … . 𝑡𝑘 we need the amplitude values 
𝑣0, 𝑣1, 𝑣2 … 𝑣𝑘 to craft the desired PWL wave. These amplitude values 𝑣0, 𝑣1, 𝑣2 … 𝑣𝑘 are 
the output of an optimizer (test generator) which tries to find best possible combination of 
these amplitude values to optimize some given cost function. To evaluate this cost function, 
the genetic optimizer needs to evaluate circuit output response repeatedly (based on the 
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Figure 14: State transition graph 
For Boolean model generation (as shown in Figure 13) the input dynamic range and 
output dynamic range are quantized in 16 and 256 levels respectively. In this way we 
restrict our input transition to 256 ways. Corresponding to each input level there is a state 
in the state transition table. These states are known as DC states. Each possible transition 
is simulated (or captured by actuation for hardware DUT) and captured with 10X sampling 
rate (as shown in Figure 13b). For all possible input transitions these output response curve 
is obtained. The output is always sluggish so it may not stable as soon as input is stabilized. 
From all the transitions the maximum extra time required for stabilizing the output is 
monitored. Let’s assume it is 120% of input duration (𝑡1 − 𝑡0), then for 10X oversampling 
there will be 12 transition states in between the two DC states in state transition table. An 
example is shown in explaining state transition if input changes when output is transiting 
from one DC State to another. As shown in Figure 14, output was transiting from state 0 to 
state 1 and in between the input changes. This input change corresponds to DC State 2. 
Now there are two possibilities a) take transition arc 0 to 2 (if present state is close to 0) b) 
take transition arc 1 to 2 (if present state is close to 1). While jumping from one transition 
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state to another transition state, continuity of output waveform is maintained. For example, 
if jumping from 0 to 1 arc to 0 to 2 arc jump to that state of 0 to 2 arc whose output value 
is closest to the output value of present state in 0 to 1 arc. Accuracy of this Boolean model 
for a random input is shown in Figure 15. This Boolean model simulation is basically a 
finite state machine traversal (with proper jump from one state to another based-on input), 
so inherently very fast in enumerating output envelope. Table 3 is showing a runtime 
comparison among various plausible simulation choices w.r.t the proposed Boolean model.  
 
 
Figure 15: Boolean Model Accuracy 








HP ADS Transient 
Simulation 
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A pseudo code of the RF model generation is shown in Algorithm 5 and a FSM 
representation is shown in Figure 14. Every major step is discussed in detail below. 
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Input :  
i.   Circuit Netlist and Simulator (or Actual Hardware and 
Tester) 
ii.  Number of Input and Output Quantization Levels 
(QLin,QLout) 
iii. Sampling Rate (ts) 
iv.  Tslope, Tstay (see Figure 13) 
Output : Boolean Envelope FSM Model 
 
fsm=Createfsm( QLin)       
/* Create an empty FSM as shown in Figure 14.Adding only DC 
states to the FSM */ 
Narc=(QLin(QLin -1)   // Number of Transition Arcs 
 
/*specify state values either from simulation or hardware 
stimulation*/ 
For i=1 to Narc 
       If(Simulate_Model==1) 
             Env_response=Simulate(Circuit Netlist,Input Transition   
             Waveform) 
       else                           
              Env_response=ActuateHardware(IC,Input Transition  
              Waveform) 
  
       Tsettle=Findsettlingtime(Env_response)  
       //  find settling time for the state transition (see Figure 13) 
       Env_Response=Env_Response(0 to Tsettle) 
       //Ki: number of intermediate states in transition arc i 
       Ki= Env_Response/ts  
       createInterMediateStates(I,Ki,Env_Response,ts) 
 
// specify state transition 
For i=1 to total number of states  
    For j=1 to Qin 
         S_j=findNextState(i,j,Env_response)  
         /* finding the next state based on input and analyzing the        
         envelop responses captured */         
         Populatefsm(S_j,fsm)   
        // populate the table shown in  Figure 14 for all the states 
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2.5.1 RF FSM Model Generation:  
In ABCD [42, 43], the FSM states correspond to specified transient as well as DC 
steady state values of the analog circuit inputs with circuit output values associated with 
every state.  Transitions between states are defined by input transitions between quantized 
levels of the input dynamic range.  Since RF circuits are DC-blocking, the above definition 
of the states of analog circuits needs to be modified to allow RF FSM model generation. In  
[16] it is shown how the non-idealities of an RF device map onto the baseband signal 
obtained by RF demodulation. In this work, we assume that an envelope detector is used 
for this purpose. In our algorithm, each DC state of the FSM represents the magnitude 
(quantized) of the baseband signal and is associated with the corresponding output value 
of the demodulated (baseband) signal (see Figure 2). 
2.5.2 Incorporation of Memory Effects 
Given the above descriptions (transient, DC) of the states of the FSM model, ABCD 
constructs transitions between the states of the FSM model by directed Spice (transient) 
simulation.  While a transition is in progress from one DC state to another, it is possible 
that the input experiences a transition before the circuit output has settled to its new value. 
This is handled in ABCD [42, 43] using transient “jump” states that define the sequence of 
transitions the circuit output goes through while “moving” from one DC state to another. 
To capture such jump states the complete transition between the respective DC states needs 
to be simulated.  
     In ABCD-RFH, the FSM model and the DC/transient states are created by 
replacing Spice with direct hardware stimulation.  However, because the baseband data 
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rate is known, the DUT need not be stimulated beyond the duty cycle of the input data rate 
while transitioning from one DC state to another.  However, this creates a problem. As 
opposed to ABCD in which all transitions from other states to a known DC state result in 
the same output value, in ABCD-RFH, because the DUT is stimulated only within the duty 
cycle of the input data rate, transitions from other states to a known DC state can result in 
different output values. To accommodate this, we split the corresponding DC state into 
multiple DC states depending on how that state is reached from other FSM (DC) states. 
2.5.3 Extraction of FSM Models from Hardware 
By replacing Spice simulation with directed hardware stimulation, the cost of 
model generation incurred by ABCD is virtually avoided.  Moreover, these models can be 
used to simulate how devices behave even after the latter have been shipped to customers, 
a capability that does not exist with any other tool today.  
     The hardware setup for this experiment is shown in Figure 16. In this experiment 
Device under Test (DUT) is a LNA (X3533 7AZCYH3) mounted on a load board .A high 
frequency signal generator is used to generate LO signal (2.4GHz -10 dBm). Low 
frequency envelop signal is generated by Labview and imparted into the circuit by NI data 
cards. The modulated signal coming from up conversion mixer is used to stimulate the 
LNA. Output envelope of the LNA is captured by an envelope detector (ADL 5511). 
Envelope detector output voltage and rms power output constitute signature of the device 
in this work. Envelope detector output is feed to NI digitizer and data is captured. From 
extracted data, envelope models are generated by Matlab. For model generation the input 
slope and the minimum time required to hold it at the current level to stabilize the output 
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response is critical (shown in Figure 13b). If the model is generated for input slope T_slope 
then in test generation no transition steeper than T_slope is permissible. This input slope 
in hardware is constrained by DAC capability. Hold time (T_stay) cannot be predicted a 
priori so some repeated trials are required. In this hardware experiment T_slope and T_hold 
are taken as 1e-5 and 4e-4 second respectively. Accuracy of the FSM mode for a random 
baseband input is shown in Figure 17.  
High Frequency Signal Generator
Mixer












































Figure 19: RF receiver as design under test 
To show the efficacy of the proposed test methodology, simulation results for an RF 
circuit (LNA shown in Figure 18) and an RF system (RF receiver shown in Figure 19) are 
presented here. Process parameters (vth, tox, W, L) were varied in Gaussian fashion to 
create three process lots (𝜎 = 5%, 10% 𝑎𝑛𝑑 15% of mean value). In this work 45nm 
FreePDK models [45] are used in simulation. Following the sampling criteria mentioned 
in section V, number of ICs sampled for LNA and receiver system and pass/fail criteria of 
the developed tests are given in Table 4. Specification distribution of sampled devices are 
shown in Figure 20 (Gain and IIP3 for LNA) and Figure 22 (EVM for RF receiver).  
Table 4: Test specifications 
DUT # ICs used for 
model building 
# ICs used for 
validation 
Pass/Fail criteria 
LNA 6000 2000 Gain> 26.5dB  
IP3> 7.5dB. 




Figure 20: Gain and IIP3 distribution of sampled devices 
 
 




Figure 22: EVM distribution of sampled receivers 
 
Figure 23: Misclassification and kickback vs number of training devices 
(Receiver) 
Following the procedure of section 2.3 and 2.5 , FSM models of these devices and 
tests are created. How the test and model is evolved are shown in Figure 21 and Figure 23. 
It is apparent from these two figures, that higher the process variation is, more the number 
of devices required to build and tune the model. In this work a model and test are said to 
be ready for production testing when misclassification and kickback rates are below 0.1%. 
Number of LNA ICs required to complete the model for three process lots are 4000, 4800 
and 5500 respectively. Number of receiver ICs required to complete the modeling for three 
process lots are 5000, 6000 and 8500 respectively.  
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To show the efficacy of the classification performed by PNN, we compared the 
performance of the PNN with two similar classifiers K-Nearest-Neighbors (KNN) and 
multinomial logistic regression. Like PNN, KNN also supports incremental training, 
adding or removing observation data is simple in KNN. But it does not provide threshold 
probability confidence as in PNN. On the other hand, multinomial logistic regression does 
provide threshold probability confidence as PNN, but does not support incremental 
training. Table 5 shows run time comparison among the different classifiers for LNA ICs 
of process lot 1. Classification performances of different classifiers are shown in Table 6. 
Matlab functions newpnn, fitcknn and mnrfit are used to build the respective classifiers. 
 
Table 5: Run time comparison (secs) for LNA ICs in process lot 1 
PNN KNN (K=4) Multinomial logistic 
regression 
0.14 0.08 40.2 
 
Table 6: Misclassification rate for LNA ICs in process lot 1 
PNN KNN (K=4) Multinomial logistic 
regression 
0.01 % 0.1% 0.2% 
 
2.7 Hardware Measurement Results 
Using the hardware setup described before, we initially extracted FSM model for 
2500 devices. 1500 devices we use for model building and rest 1000 devices are used for 
validation purpose. Initially a crude model is built from 300 devices. The outlier filter 
rejected almost 40 % of the validation devices (Figure 24). As shown in Figure 24, beyond 
300 sample devices incorporated in outlier filter the rejection rate starts decreasing and 
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after 800 devices the model becomes accurate enough for production testing. 
Misclassification rate of the outlier filter also gradually decreases and after tuning with 800 
new devices (in excess to initial model built with 300 devices) the outlier filter becomes 
suitable for production testing. Better the outlier filter is, higher will be the accuracy of 
specification prediction for MARS mapper. This is corroborated in Figure 25 where 
specification prediction accuracy for each specification is shown at three model building 
phases. Based on outlier filter response the MARS model and stimuli are also tuned to 
improve the test. It is argued before that higher the correlation between alternate 
measurement and specification values better would be the prediction. How the correlation 
at initial model building stage and after model tuning changes are shown in Figure 26 (a).  
 
 




Figure 25: Relative error in specification prediction at different phases of test 
 
We ran another interesting experiment (in simulation) with a LNA where we change 
process lot. Initially for process lot 1, the outlier filter, regression mapping functions and 
test stimulus are tuned to production testing level accuracy. It required almost 800 devices 
to go to production test accuracy level (both rejection ratio and misclassification rate below 
0.5%). After that any device coming from process lot 1 (Figure 27) will be correctly 
classified and its specification can be accurately predicted from the test. What would 
happen if any device from other process lot comes? As the outlier filter has no information 
about that process space it would reject all these devices initially as shown in Figure 27 
(abrupt change in rejection rate). As mentioned in section II, all outlier filter rejected 
devices are kicked back to standard testing and their results are incorporated into test 
procedure. The test procedure is tuned after every 100 devices until it stabilizes. For 
process lot 2, only 400 devices stabilize the test procedure as opposed to process lot 1 
where 800 devices were required. This is due to the reason that process lot 2 learns from 





Figure 26: (a) Correlation before and after model tuning (b) optimized 
stimulus 
 
Figure 27: Test development for process shift 
2.8 Conclusions 
In this work, we have described a novel adaptive testing methodology for 
RF/analog ICs. The proposed procedure is validated in simulation and on TI transceiver 
ICs (X3533 7AZCYH3). FSM models capable of ultra-high speed transient simulation, 
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along with niche stimulus generation algorithms have achieved more than 100X speedup 
in stimulus synthesis. Adaptively tuning parameters of the testing procedure quickly 
converges (with less number of sample ICs) the initial crude parameters to production 




CHAPTER 3. VAST: POST-SILICON VALIDATION AND 
DIAGNOSIS OF RF/MIXED-SIGNAL SYSTEMS USING 
SIGTATURE TESTS 
3.1 Introduction 
Validating the correct operation of RF/Mixed signal circuits is getting increasingly 
difficult due to increase in electronic system complexity, rapid technology change and 
decreasing design cycle time. To ensure performance reliability, reduce yield loss and to 
reduce design and test cost there is need for automated validation/diagnosis methodology 
for electronic systems and circuits. Technology scaling has enabled dense integration of 
digital and analog/mixed signal functionality in the same die area making the problem of 
testing and validation of mixed signal designs even more difficult. There is an effort in 
digital design, especially in microprocessor design [46-48]  and memory subsystem [49] to 
develop aggressive post silicon validation methodologies geared towards finding behaviors 
in silicon that are difficult to model a priori . Of specific interest are electrical bugs due to 
signal coupling, ground bounce, substrate noise and other higher order effects that are 
difficult to include in digital simulation algorithms. However, validation of mixed-
signal/RF systems for un modeled higher order effects is difficult because precise 
simulation of all electrical aspects of the design considering interfaces between digital 
analog and RF circuitry, including the effects of process uncertainty etc. is difficult and 
computationally expensive. The problem is expected to get worse beyond 90nm technology 
nodes for mixed signal/RF systems. In this context, post-silicon validation of mixed-signal 
SoCs for pre-silicon design verification “escapes”, particularly “escapes” related to 
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electrical bugs, is rapidly becoming imperative for advanced high-speed designs and is a 
key challenge.  
3.1.1 RF/Analog Circuit Design Anomalies Classification 
With regard to validation, we are primarily concerned with design errors that lead 
to unexpected device behavior. There are two broad classes of such design anomalies:  
(a) Due to unmodeled design effects in silicon. These models are defined to be 
“incomplete”. (b) Due to models that capture all relevant behaviors, i.e. are “complete”, 
but whose design parameter values do not match with fabricated silicon.  
In (b), there can be “hard” design errors in which the silicon parameters are considerably 
different from the model parameter values or “soft” design errors for which silicon 
parameters are marginally different from the model parameter values. The objective of 
design validation is to first prove equivalence between the DUT model and the observed 
DUT behavior in silicon and then find the source of the design error in case it is determined 
that the DUT behavior is different from that predicted by its model. In fact, design 
validation techniques can be used to detect the effects of process variations [50]  and aging 
for which the threshold voltage of devices changes over the lifetime of device operation 
due to NBTI and PBTI effects in nanometer nodes  [51]. Process variations and aging 
change the circuit parameter values causing equivalent “soft” design errors. 
3.1.2 State of the Art Mixed Signal/RF Verification/Validation Techniques 
State of the art mixed-signal/RF verification techniques are described in [52, 53] 
and involves accurate behavioral modeling, fast simulation and simple property checking 
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(assertions inserted by the designer). Also, simulations are performed to ensure that the 
design specifications are not violated in the presence of process variations. However, while 
a framework for mixed-signal verification is given, the detailed validation requires human 
input and knowledge. In [52, 53] regression tests are used to verify mixed-signal behavior. 
However, generating the tests in an automated manner is a significant problem. Analog 
hardware description languages (Verilog AMS, VHDL AMS), and use of 
MATLAB/Simulink for modeling of mixed-signal SoC designs are described in [54-58]. 
There has also been research on formal verification of mixed-signal circuits based on 
property checking [59, 60]. However, it is difficult to check the dynamic behavior of 
mixed-signal/RF systems using formal checking methods. An effort in this direction was 
made by the authors in [61, 62]. A key contribution here was to formulate the design 
verification problem as an optimization problem to determine combinations of design 
parameters that could result in one or more specification violation. In contrast, there has 
been little work in the area of post-silicon debug of mixed-signal/RF systems. Post-silicon 
debug is necessarily driven by tests applied to the manufactured DUT and by back-end 
algorithms that diagnose the cause of anomalies in observed design behavior. It is 
complicated by the fact that is possible for mixed-signal circuits to meet their design 
specifications but still exhibit spurious/malicious behavior for specific inputs due to 
electrical bugs that are difficult to simulate pre-silicon. In the digital space, there has been 
significant work in test generation driven verification [50, 51, 63, 64]  and in the use of 
specific programs for post-silicon validation and design debug [46, 47] . However, there 
has not been significant work in test generation driven post-silicon validation of 
analog/mixed-signal/RF circuits and systems. In this chapter we will discuss two signature 
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based validation techniques (a) model parameter tuning based validation (b) learning 
assisted validation. 
3.2 Model Parameter Tuning Based Validation 
Post silicon debug/validation of RF and mixed signal circuits is predicated on a 
model (behavioral or circuit-level at the highest possible level of detail) which describes 
the desired behavior of the DUT. As mentioned before, due to technology and speed scaling 
of mixed-signal/RF devices, it is difficult to incorporate all the effects of electrical bugs in 
the DUT model. The validation problem consists of determining if there are electrical bugs 
in silicon that cause the DUT to exhibit behaviors not predicted by the DUT model.  In this 
work, our objectives are as follows: 
(a) Determine if the DUT contains behaviors not defined by its underlying model. This is 
the same as determining if the model is “complete” as described earlier. 
 (b) If the model is complete, but validation testing determines that there is still a 
discrepancy between the expected (produced by the model) and the observed DUT 
behavior, then how does one localize/diagnose the discrepancy observed in the DUT 
behavior down to a specific design module? 
(c) Through validation testing, if the model is determined to be not “complete”, is it 
possible to update the model so that the observed (unexpected) behaviors can be explained 
with high confidence?  
In this work, a specially designed test derived from consideration of the DUT model 
is used to simultaneously stimulate the DUT and its model (running on an 
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emulator/simulator). Any difference between the DUT response and the model response is 
treated as a design anomaly signature. If this difference cannot be brought down to a value 
below a specified threshold (defined by simulation accuracy) by perturbing the model 
parameters using known optimization methods for minimizing this error, then the obtained 
DUT response cannot be explained by its model and we conclude that the model is 
incomplete. We then invoke model update procedures and repeat the validation step until 
the model is determined to be complete. Under the assumption that the design anomaly is 
due to a single embedded DUT module, the approach proposed in this chapter determines 
if the model is complete and also the specific embedded module that caused the anomaly 
in a single step. This anomaly isolation technique for single DUT module malfunctioning 
is computationally inexpensive. If the model is found to be incomplete, a heuristic model 
update procedure is described in this work and demonstrated for an RF front end. This 
work is organized in the following way: Section 3.2.1 describes the test generation 
approach for a transceiver. Section 3.2.2 describes a model completeness checking 
algorithm to determine if the DUT contains behaviors not defined by its underlying model. 
Section 3.2.3 describes the anomaly isolation procedure, under the assumption that the 
model is complete, but model parameters are off from nominal values. Section 3.2.4 
describes model update heuristic if the model is found incomplete.  The transceiver model 





3.2.1 Test Signal Generation for RF Transceiver 
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Figure 28: Test generation algorithm for RF transceiver 
 
From nominal device parameters, Monte Carlo sampling is used to create different 
process instances. We have created 300 malfunctioning transmitters where 100 have a 
malfunctioning PA, 100 have a malfunctioning I-Mixer, and the remaining 100 have a 
malfunctioning Q-Mixer. Based on the model, an input stimulus is generated which will be 
able to excite all the non-idealities (all the non-idealities present in all the modules) present 
in the model. The test stimuli are 64 tone signals used to transmit OFDM symbols. The 
detailed test generation algorithm can be found in [65] and [66] . Similarly, the test stimuli 
for the receiver are also generated. It is to be noted that test generation is only possible 
when model of the device is known. For un-modeled effects test generation is not possible, 
we have to rely on huge set of random stimuli. The test generation algorithm starts with an 
initial population of test stimuli. These stimuli are applied to the model, and model 
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response is captured. From this model response we use a nonlinear optimizer to back 
calculate the model parameters so that the error between two model responses (g and f in 
Figure 28) is minimized. Proper back calculation ensures that the stimuli have excited all 
the effects present in the model. This step is repeated for all the process instances and 
cumulative error function is calculated which is used as an objective function for the 
genetic optimization engine.  Objective function of the GA is given in Eq. 20. 
𝑚𝑖𝑛𝑖𝑚𝑖𝑧𝑒   ∑(𝑝𝑖 − 𝑝𝑖
𝑒𝑠𝑡𝑖𝑚𝑎𝑡𝑒𝑑)
2




                  
(20) 
Where 𝑝𝑖 𝑎𝑛𝑑 𝑝𝑖
𝑒𝑠𝑡𝑖𝑚𝑎𝑡𝑒𝑑 denotes parameter values and estimated parameter values from 
non liner regression solver and objective function for non-linear regression solver is given 
in Eq. 21. 
𝑚𝑖𝑛𝑖𝑚𝑖𝑧𝑒 𝑓(𝑝) − 𝑔                                   
𝑤ℎ𝑒𝑟𝑒  𝑓 𝑖𝑠 𝑡ℎ𝑒 𝑚𝑜𝑑𝑒𝑙 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛 𝑝 𝑖𝑠 𝑡ℎ𝑒 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟 𝑣𝑎𝑙𝑢𝑒 𝑡𝑜 𝑏𝑒 𝑒𝑠𝑡𝑖𝑚𝑎𝑡𝑒𝑑  
𝑎𝑛𝑑 𝑔 𝑖𝑠 𝑡ℎ𝑒 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒 
                  
(21) 
3.2.2 Model Completeness Checking 
Figure 29 shows the model completeness checking procedure to determine whether 
the model is capable of describing the DUT behavior or not. The stimulus obtained in 
section 3.2.1 is applied to both the DUT and the model, and their responses are captured. 
An error metric is calculated based on their response signatures. If error metric is below a 
threshold level, we infer DUT behavior is completely described by the model and the model 
is complete. If the error metric (shown in Eq. 22) is above the threshold level, then DUT 
behavior is not completely described by the model. This mismatch can occur due to two 
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reasons. (a) The model is incomplete or (b) The model is complete but the model 
parameters have deviated due to process variations or design errors. 
𝐸𝑟𝑟𝑜𝑟 𝑀𝑒𝑡𝑟𝑖𝑐 = ∑|𝑓(𝑝) − 𝑔|2
𝑁
𝑡=1






MODEL Response is 
captured (f)
DUT Response is 
captured (g)









Between Model and DUT
 
Figure 29: Model completeness checking procedure 
 
3.2.3 Anomalous Behaviour Isolation   
In previous section if the model and DUT are found to be non-equivalent, then the 
next step in validation is to find whether the model is complete and to localize any 
anomalies between the DUT and the model to specific DUT modules. The proposed 
approach of this work does these two (model completeness checking and anomaly 
isolation) in a single step.  
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DUT
Randomly Assume One Module(/
Component) is the cause of 
anomalous behavior
Other Modules are replaced with 
their nominal behavioral model 
parameters.
Compute The Model Parameters of the Isolated 
module such that the DUT response and model 
response are matched to the maximum extent 
possible




















Figure 30: Anomaly isolation (single module malfunctioning assumption) 
The algorithm for isolating the root cause of behavioral mismatch (under single 
module malfunctioning assumption) is depicted in Figure 30. A replica of the RF circuit 
model is taken. Initially, one component is randomly assumed to be the source of 
anomalous behavior, and other components are replaced with nominal parameter values in 
the replica circuit model. By a nonlinear optimization technique, model parameter values 
are predicted such that the DUT signature is matched with the model signature to the 
maximum possible extent. This process is repeated, changing the location of the assumed 
anomalously behaved module over all the components in the device, and the corresponding 
error metric values are ranked. If the least residual error among the modules is below the 
threshold limit then the module corresponding to the least error metric value is considered 
the cause of mismatch. For the RF transmitter and receiver the error metric is given in Eq. 
23 and 24. 
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𝐸𝑟𝑟𝑜𝑟𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟 = ∑|𝐼𝑅(𝑡) − 𝐼𝑅𝑓(𝑡)|
2







𝐸𝑁𝑉(𝑡) 𝑒𝑛𝑣𝑒𝑙𝑜𝑝𝑒 𝑜𝑢𝑡𝑝𝑢𝑡𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒 𝑜𝑓 𝑡ℎ𝑒 𝑟𝑒𝑝𝑙𝑖𝑐𝑎 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 
𝐸𝑁𝑉𝑓(𝑡)𝑒𝑛𝑣𝑒𝑙𝑜𝑝𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒 𝑜𝑓 𝑡ℎ𝑒 𝑓𝑎𝑢𝑙𝑡𝑦 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 
𝐼𝑅(𝑡) 𝑄𝑅(𝑡) 𝑖𝑛 𝑝ℎ𝑎𝑠𝑒 𝑎𝑛𝑑 𝑞𝑢𝑎𝑑𝑟𝑎𝑡𝑢𝑟𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑜𝑓 𝑡ℎ𝑒 𝑟𝑒𝑝𝑙𝑖𝑐𝑎 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 




Figure 31: Transmitter discrepancy localization   
 
Figure 32: Receiver discrepancy localization 
Figure 31 and Figure 32 depict the discrepancy isolation technique discussed above.  
Figure 31 shows the residual error values for three different anomalously behaved devices. 
In the 1st, 2nd and 3rd cases, the PA, I-Mixer, and Q-Mixer respectively, are malfunctioning. 

























































































responses by assuming PA is malfunctioning and solve for PA parameters (assuming I 
Mixer and Q Mixer are behaving in accordance with the model) can yield a good match. 
But beforehand we do not know which sub-module (I Mixer, Q Mixer, and PA) is 
malfunctioning, so we have to repeat the process for all the three sub-modules and rank 
their residual error. For the first device (shown in Figure 31) we found that residual error 
corresponding to PA is far below that of the other two, and we infer PA is malfunctioning 
in 1st device. Similar results can be observed in 2nd and 3rd devices where I Mixer and Q 
Mixer were malfunctioning respectively. Figure 32 depicts the discrepancy isolation in 
receiver. Similar to the transmitter, we have considered three malfunctioned receivers 
(LNA, I-Mixer and Q-Mixer is malfunctioning in 1st 2nd and 3rd receiver respectively) to 
show the feasibility of our methodology. In receiver diagnosis, transmitter and receiver are 
used in loopback. Input stimuli are applied to the transmitter and transmitter output is fed 
back to the receiver. Receiver output is the observable node. The above experiment is done 
with 100 of transmitters and receivers and diagnosing accuracy is shown in Table 7.  






No. of Devices 
Correctly 
Diagnosed 
 I Mixer(Transmitter) 100 100 
 Q Mixer(Transmitter) 100 100 
Power Amplifier 100 100 
 LNA 100 100 
I Mixer(Receiver) 100 100 
 Q Mixer(Receiver) 100 100 
If the single malfunctioning assumption is failed (not able to bring the residual error 
below threshold) then multiple module malfunctioning procedure is adopted. Here instead 
of tweaking single module parameters, all the module parameters are tweaked 
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simultaneously to match the DUT and model responses. The same optimization technique 
is used to tweak all the module parameters instead of just a single module’s parameters. 
Although the multiple malfunctioning detection procedure can detect single 
malfunctioning module, the CPU runtime is higher than that of single malfunctioning 
detection procedure. CPU runtimes for both the procedures (run on a RF transmitter) are 
compared in Table 8. Tweaking multiple parameters together not only increases CPU 
runtime, but it also increases the chance of aliasing and decreases diagnosis accuracy. 









PA 11.2 sec 16.3 sec 
I-Mixer 10.1 sec 16.65 sec 
Q-Mixer 11.1 sec 14.2 sec 




MODEL Response is 
captured in functional 
form f(p)
DUT Response is 
captured (g)
Non Linear Regression Solver to Solve 
for Model Parameters p such that g 
and f(p) matches
Calculate Error between 










Figure 33: Model building procedure 
Figure 33 and Figure 37 shows the model building and iterative model update 
algorithms. A test generator is first used to generate a test stimulus in such a way that all 
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the behavioral model parameters of the DUT can be computed from the observed test 
response. To cover behaviors not included in the DUT model (since we do not know a 
priori if the model is “complete”), this test is further enhanced with additional randomized 
stimuli. The generated test is applied concurrently to the DUT (hardware) and its 
behavioral model with the objective of determining whether the DUT model sufficiently 
captures observed DUT (hardware) input-output behavior. If a difference is observed, then 
the next task is to determine if the difference can be explained by perturbing the behavioral 
model parameters alone. A nonlinear optimizer is used to estimate the model parameters 
of the corresponding observed DUT response. After solving for the model parameters, 
model response is captured in numerical from and compared against the observed DUT 
response and an error metric is calculated. If the error is within the threshold, then the 
model is adequate to represent the DUT and the model is assumed to be complete. 
However, if the error is larger than a pre-computed threshold value, then the model is not 
“complete” and needs to be iteratively updated with repeated test application and diagnosis, 
as above, until the observed DUT behavior can be explained through qualitative models. 
Note that if the DUT contains behaviors not included in its model, then no matter how the 
model parameters are perturbed, the difference between the observed DUT response and 
its (current) model can never be minimized below a certain value and therefore the model 
is deemed to be “incomplete”. 
Model building examples are explained in Figure 34, Figure 35 and Figure 36. 
Model update is of two types: (a) adding new effects into the model (i.e. incorporating dc 
offset, IQ gain and IQ phase mismatch etc.), or (b) increasing the complexity level of the 
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already present effects (i.e. increasing the order of the polynomial capturing AM to AM 
effect  etc.).  
 
Figure 34: AM to AM model building 
 


















































am to am order
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Figure 36: Model convergence 
In Figure 34, we show how the residual error decreases as we increase the 
polynomial order of the AM to AM curve. When model order matches with DUT effects 
(DUT shows 7th order AM to AM effects) the residual error becomes negligible. In this 
case, the model contains all the effects shown by DUT only increase in model complexity 
ensures convergence. Next in Figure 35, we show an example where the DUT exhibit IQ 
gain and IQ phase mismatch but this IQ mismatch was not included in model. Here as we 
are increasing polynomial complexity of AM to AM and AM to PM curves for first few 
increments we got some improvement in residual error but after that no matter how 
complex the other models are residual error never decreases. This ensures that the model 
is lacking something which the DUT is exhibiting. In Figure 36 we cite another example 
where the DUT exhibit AM to AM , AM to PM , IQ gain mismatch, IQ phase mismatch 
and DC offset effects. Here we show how incorporating these effects one by one reduce 
























1. am to am                      
2. am to pm
3. IQ mismatch
4. [am to am, am to pm]
5. [am to am, IQ]
6. [am to pm, IQ] 
7. [am to am, am to pm, IQ]
8. [am to am, am to pm, IQ, DC offset]
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Figure 37: Model update procedure 
 
3.2.5 RF Transceiver Model 
RF transceiver model used for simulation and validation is explained here briefly 
(see Figure 38). A detailed modeling of this transceiver can be found in [63-66]. 
Transmitter and receiver are connected in loopback fashion for receiver diagnosis. An 
envelope detector is used at the output of the transmitter to have one more observable node 
in the system. There are two observable nodes in the transceiver system one at the output 
of the receiver and the other at the output of the transmitter. At the output of the receiver, 
down converted in phase and quadrature phase transmitted signals and at the output of the 
transmitter, envelope of the up converted signal are observed. The transmitter is consisting 
of Local Oscillator, two mixers, phase shifter, Power Amplifier and filters. This transceiver 
is suitable for quadrature modulated data transmission. 64 QAM modulated OFDM signal 
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Figure 38: RF transceiver 
In phase and Quadrature phase input signal I(t) & Q(t) can be represented as    
𝑥(𝑡) = 𝐼(𝑡) + 𝑗𝑄(𝑡)x(t) = I(t) + jQ(t). Mixer amplitude to amplitude distortion, LO 
phase offset and LO self-mixing/DC-offset are considered in mixer modeling. AM to AM 
distortion effect is modeled as polynomial of input envelope amplitude (see Eq. 25).  




5   
𝑀𝑖𝑥𝑒𝑟(𝑡) = 𝑔(𝑡) cos(𝜔𝑐𝑡 + 𝜙(𝑡)) + 𝜖           
𝑤ℎ𝑒𝑟𝑒  |𝑥(𝑡)|: 𝐼𝑛𝑝𝑢𝑡 𝑆𝑖𝑔𝑛𝑎𝑙 𝐴𝑚𝑝𝑙𝑖𝑡𝑢𝑑𝑒 𝜔𝑐: 𝐿𝑂 𝑓𝑟𝑒𝑞𝑢𝑒𝑛𝑐𝑦  
𝜙(𝑡): 𝐿𝑂 𝑝ℎ𝑎𝑠𝑒 𝑜𝑓𝑓𝑠𝑒𝑡 𝜖: 𝐷𝐶 𝑐𝑜𝑚𝑝𝑜𝑛𝑒𝑛𝑡 𝐷𝑢𝑒 𝑡𝑜 𝑠𝑒𝑙𝑓 𝑚𝑖𝑥𝑖𝑛𝑔 
(25) 
Two mixer outputs are combined through an adder (or substractor) at the input of 
the PA. Mixer1 and Mixer2 outputs are described in Eq. 26 and 27. 
𝑀𝑋1(𝑡) = 𝑔(|𝐼(𝑡)|) cos(𝜔𝑐𝑡 + 𝜙1)               (26) 
𝑀𝑋2(𝑡) = 𝑔(|𝑄(𝑡)| cos(𝜔𝑐𝑡 + 𝜙2)           (27) 
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Power Amplifier input signal is given by Eq. 28. On further simplification (using Eq. 29 
and 30 ) Eq. 28 becomes Eq.31. 
𝑀𝑋1(𝑡) − 𝑀𝑋2(𝑡) = 𝑔(|𝐼(𝑡)|) cos(𝜔𝑐𝑡 + 𝜙1) − 𝑔(|𝑄(𝑡)|) cos(𝜔𝑐𝑡 + 𝜙2) 
                                   = cos(𝜔𝑐𝑡) [𝑔(|𝐼(𝑡)|) cos(𝜙1) − 𝑔(|𝑄(𝑡)|) cos(𝜙2)] 
                               −sin(𝜔𝑐𝑡) [𝑔(|𝐼(𝑡)|) sin(𝜙1) − 𝑔(|𝑄(𝑡)|) sin(𝜙2)] 
(28) 
Let  𝐴1(𝑡) = 𝑔(|𝐼(𝑡)|) cos(𝜙1) − 𝑔(|𝑄(𝑡)|) cos(𝜙2)   (29) 
        𝐴2(𝑡) = 𝑔(|𝐼(𝑡)|) sin(𝜙1) − 𝑔(|𝑄(𝑡)|) sin(𝜙2)           (30) 
𝑀𝑋1(𝑡) − 𝑀𝑋2(𝑡) = 𝐴1(𝑡) cos(𝜔𝑐𝑡) − 𝐴2(t) sin(𝜔𝑐𝑡)   
= 𝐴(𝑡) cos(𝜔𝑐𝑡 + 𝜓(𝑡))                                        
Where 𝐴(𝑡) = √𝐴1
2(𝑡) + 𝐴1






Power Amplifier AM to AM and AM to PM distortion is also modeled as 
polynomial function of input envelope amplitude. If 𝑥(𝑡) is be the input signal to the Power 
Amplifier then 𝑓(𝑡) and 𝜃(𝑡) describes the AM to AM and AM to PM distortion 
respectively (given in Eq. 32 and 33 respectively). Power Amplifier output can be 
described as given in Eq. 34. 





𝜃𝑃𝐴(𝑡) = 𝑏0 + 𝑏1|𝑥(𝑡)| + 𝑏2|𝑥(𝑡)|
2 + 𝑏3|𝑥(𝑡)|
2 (33) 
𝑃𝐴(𝑡) = 𝑓𝑃𝐴(𝐴(𝑡))cos (𝜔𝑐𝑡 + 𝜓(𝑡) + 𝜃𝑃𝐴(𝐴(𝑡))               (34) 
LNA only suffers from AM to AM effects, AM to PM effects are negligible in LNA 
operation. LNA AM to AM effect is also modeled as polynomial function of input signal 
amplitude and is given in Eq. 35. LNA output expression is shown in Eq. 36. 




5   (35) 
𝐿𝑁𝐴(𝑡) = 𝑓𝐿𝑁𝐴(𝑓𝑃𝐴(𝐴(𝑡))cos (𝜔𝑐𝑡 + 𝜓(𝑡) + 𝜃𝑃𝐴(𝑡))                                 




The receiver mixer model is same as the transmitter one.Mixer1 and Mixer2 outputs are 
given in Eq. 37 and 38  respectively. Mixer response is passed through a low pass filter to 
obtain the received I and Q data. 
 𝑀𝑋𝑅𝐸𝐶1(𝑡) = 𝑔(𝐵(𝑡)) cos(𝜔𝑐𝑡 + 𝜓(𝑡) + 𝜃𝑃𝐴(𝑡))cos(𝜔𝑐𝑡 + 𝜙𝑀𝑋1(𝑡))   (37) 
𝑀𝑋𝑅𝐸𝐶2(𝑡) = 𝑔(𝐵(𝑡)) cos(𝜔𝑐𝑡 + 𝜓(𝑡) + 𝜃𝑃𝐴(𝑡))sin (𝜔𝑐𝑡 + 𝜙𝑀𝑋2(𝑡))  
 
(38) 
3.3 Learning Assisted Validation 
There has been immense effort in silicon industry towards seamless integration of 
heterogeneous functionality on the same die. Technology scaling, and sophisticated 
packaging techniques are driving dense integration. However, high levels of device 
integration decreases the controllability and observability of the internal nodes of a design 
making design debug a difficult task. Further single design components may have multiple 
modes of operation that make pre-silicon verification very computation intensive and 
difficult. There has been an effort to use post silicon validation to capture not only electrical 
bugs, but also design bugs which escape pre silicon simulation based verification checks 
[67, 68]. There has been research on transaction based bug diagnosis for digital 
functionality validation [69, 70], but RF/analog circuit validation (root cause analysis of 
the bug, bug localization, debug techniques) [7, 71, 72] is largely unsolved. Challenges in 
post silicon validation of RF/Analog circuits come from: 
1. Limited model information (incorrect model parameter values). 
2. Limited observations (limited silicon measurement data) 
3. Limited sample size of test data measurements. 
Model incompleteness as described above can be of two types: 
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(a) All the physical aspects of the circuit is captured in the model, but the parameter 
values describing the physical phenomenon are not known. 
(b) Some of the rare physical aspects of the circuit are not captured in the model. 
In previous section [7] we have demonstrated the validation methodology by model 
tuning for above mentioned case (a) scenario. A model update procedure based on circuit 
knowledge (already known physical sources of anomaly in the circuit) is also explained in 
[7, 71]. An automated model building procedure for post silicon validation of Analog 
Circuits is described in [73]. Some physical aspects are difficult to incorporate in pre silicon 
model (i.e. ground bounce, cross talk, couplings etc.) and they may be rare in occurrence. 
To investigate into model incompleteness, these rare occurring events need to be 
instantiated in order to observe the model inadequacy. As the test stimuli is predicated on 
models, these stimuli are not good enough to show the model and DUT behavioral 
anomaly. In [72] the authors developed a stimuli generation technique (RAVAGE) which 
can overcome this problem, as it is not predicated solely on model. Validating analog 
circuit with small sample of measured die result has been demonstrated in [74]. 
In this section we will address the issue of model incompleteness in post silicon 
validation, and devise an intelligent validation methodology that can overcome the model 
incompleteness issue even if some of the physical aspects are missing from the model. This 
validation technique is demonstrated on two examples; a Polar Radio Transmitter and a 
cascaded RF transmitter chain. 
The rest of the chapter is arranged as follows: In Section 3.3.1 a brief discussion of 
neural networks is given. Section 3.3.2 describes the Atomic Model formulation and debug 
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methodology. Section 3.3.3 describes the behavioral models for Polar Radio and an RF 
transmitter used in the experiments conducted in this research for concept validation.  
Simulation data is presented in Section 3.3.4 followed by conclusions in Section 3.4.  
3.3.1 Non Parametric Learner 
The problem of model incompleteness in post-silicon validation discussed earlier, 
can be mapped to a mathematical problem of non-parametric function estimation in 
presence of noisy data points. Two most popular non-parametric estimators are Neural Net 
and Kernel Estimation. In [75]the authors have demonstrated the functional estimation 
capability of an Artificial Neural Network (ANN) and in [76] kernel based functional 
estimation feasibility is demonstrated. In non-parametric data analysis, prediction and 
classification, Neural Net and Kernel Estimation techniques are widely used. In non-
parametric data analysis (data fitting and regression) the structure or the model is not 
defined a priori, the model is evolved from data; where as in parametric regression the 
model is defined beforehand and parameter values are found from data. This non 
parametric data fitting regression capability of Neural Net is leveraged here [77]. Neurons 
(computing nodes) are the constituent elements of Neural Network. As the Figure 39 shows 
neurons are composed of multiplicative weight (w), additive bias (b) and a transform 
function (TF). A feed forward Neural Net is comprised of mainly three layers, input layers 
(process inputs), hidden layers (involves in data fitting for regression), output layer 
(process output). There may be several hidden layers in-between the input and output layers 




































Figure 40: Neural network 
3.3.2 Atomic Agent Learning  
Figure 41 describes the bug localization and diagnosis strategy. This is done in two 
phases. In phase one the DUT and the Model is stimulated by same stimulus and their 
responses are captured and compared. If DUT and model responses are matched then there 
is no discrepancy but if it does not match, then there is a discrepancy and the goal is to 
localize that discrepancy to any specific sub-blocks (finding the root cause of that 
mismatch). To match the DUT and model responses, the first thing tried here is to modify 
the model parameter values as described in [5, 6]. If modifying the model parameter values 
of a sub-block (keeping model parameter values of the other sub-blocks at their nominal 
 68 
values) can match the model and DUT response, then that sub-block in DUT is inferred as 
the root cause of the discrepancy. The bug is then tracked down (localized) to that specific 
sub-block. This approach assumes single fault (only one sub-block can behave 
anomalously in the system) excitation. This approach is good only when model is complete, 
i.e. model contains all the effects that the DUT can experience. If the model is incomplete, 










































Figure 41: Bug localization algorithm 
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tuning is of no help to track down the root cause of the discrepancy between model and 
DUT responses. 
  To solve this model incompleteness issue, the concept of atomic model learner 
(phase two) is introduced here. When model parameter tuning fails to describe the 
discrepancy, foreign atoms are introduced in the model (as shown in Figure 42, Figure 43 
and Figure 44) to match model and DUT responses. These atoms are multilayer feed 
forward Neural Networks. In this chapter it is numerically shown that the position of these 
atoms in the system can diagnose the discrepancy between model and DUT responses. The 
underlying concept of atoms works on the following principles 
1) Atoms are basically compensating networks. When an atom is introduced in the 
system and it is tried to optimize the atom to match the DUT and model responses, 
the atom tries its best to compensate for error (between model and DUT responses) 
by changing its response. 
2) An atom will be successful to do that if it is introduced exactly where the 
discrepancy comes from i.e. the source of the bug. 
3) Away the atom goes from the actual source of discrepancy, its ability to match the 
model and DUT responses decreases. 
4) An error is always best possible to compensate at its source. It is more difficult to 































Figure 42: RF chain DUT and corresponding models 
Figure 42 is showing DUT (RF transmitter) and corresponding atomic models for 
validation. In this DUT we have access only at the input (signal input of mixer) and at the 
output node (PA output). In this thesis chapter single fault (here fault means any anomalous 
behavior from expected behavior) assumption is made, i.e. only one sub-module can go 
faulty in a system. Here the goal is to identify the faulty sub-module by analyzing the output 
signatures from model and DUT. The above circuit have 4 nodes (as shown in the Figure 
31) so 4 possible atom insertion is possible in it and hence 4 possible atomic models are 
generated. If only mixer model is incomplete, atom inserted at node 1 can compensate it 
properly, compare to atoms inserted at other nodes, as node 1 is nearest to the source of the 
anomaly. Similarly Power Amplifier behavior anomaly can be best compensated by atom 
inserted at node 3. In this example all the sub-blocks (Mixer, Pre-Amplifier and Power 
Amplifier) show nonlinear behavior. If all the sub-blocks behave linearly then it is 
mathematically impossible to distinguish among them only looking at the input and output 
behavior. Their nonlinear behavior entails this atom insertion based diagnosis. Figure 30 
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(Phase 2) is depicting the atom based diagnosis technique when model parameter tuning 
failed. Same stimulus is applied to DUT and all the models (inserted atoms at different 
places) and their response is captured. Atomic Neural networks are trained to match the 
model and DUT response. The best atomic model is chosen, and from the atom position 


















Estimated Output for training  
from Backward Propagation 
of DUT Response  
Figure 43: Constructing input and output of the neural network for 
supervised learning 
 
It is to be noted that the learning technique used here is a supervised learning 
technique. For supervised learning input and corresponding expected outputs are required. 
When an atom is inserted at a node in the signal flow graph of a circuit, input to the atom 
(Neural Network) is obtained from forward simulating the circuit (Input to the circuit and 
model parameters are known). Corresponding output of the neural net is estimated by 
backward propagation of the expected output (Output of the DUT), to the output of the 
atom (Figure 43). For backward propagation reverse transfer function of the circuit blocks 







































































Model 2 Model 3
Model 4
 
Figure 44: Polar radio DUT and corresponding models 
 
The same best model based diagnosis for root-cause finding is applied to Polar 
Radio example also. Figure 44 is showing an example where CORDIC processor is faulty 
and four different models are used to diagnose the root cause. In simulation section we 
have shown that the model 1 is found to be the best model for this fault and CORDIC 
processor is rightly diagnosed as faulty. 
3.3.3 Circuit Models 
3.3.3.1 Polar Radio Model 
Polar Radio Transmitter blocks are shown in Figure 45. It consists of the following 
sub blocks: 
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1. Symbol Mapper (maps the incoming digital bits to corresponding symbols) 
2. 10 bit digital CORDIC processor.(from I and Q bits generate digital amplitude and 
digital phase bits) 
3. DAC (convert digital amplitude to analog amplitude) 
4. DC-DC converter and LDO (Control the Power Supply of the PA) 
5. Digital to time Converter (Phase shift in accordance with the phase bits) 

























Figure 45: Polar radio transmitter 
 
Figure 46: DTC implementation with capacitor banks 
 
DNL, INL and SFDR non idealities are incorporated in DAC model. PA model 
incorporates AM to AM (input power supply voltage amplitude to output envelope 
amplitude) and AM to PM (input power supply voltage amplitude to output phase) non 
idealities. DC-DC converter & LDO block (shown in Figure 47) has finite Bandwidth. 
DTC is implemented with banks of capacitors (shown in Figure 46). Variation of these 
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capacitors with temperature, process and aging is incorporated in the model. Phase 
mismatch between amplitude path and phase path is also taken care of in the model. 
 
Figure 47: DC-DC converter & LDO 
A brief, succinct model description is presented here. Detailed description of the 
analog blocks can be found in [78-81]. CORDIC processor implementation can be found 
in [82]. 
3.3.3.2 RF chain Model 
RF chain DUT is shown in Fig. 4. It contains a Mixer, Pre Amplifier and a Power 
Amplifier in cascade. AM to AM effect, DC offset due to carrier feed through are 
considered in Mixer model. AM to AM in Pre Amplifier is taken care of in its model. AM 
to AM and AM to PM effects are captured in Power amplifier model. All AM to AM and 
AM to PM non linearity effects are modeled as polynomial function of input amplitude. 
Eq. 39, 40 and 41 describe PA, Mixer, Pre-amplifier behavior respectively. Eq. 42 and 43 
describe AM to AM and AM to PM nonlinearity model respectively. 
𝑌𝑃𝐴(𝑡) = 𝐴(𝑡) 𝑐𝑜𝑠(𝜔𝑡 + 𝜙(𝑡))                                                        (39) 
𝑌𝑀𝑖𝑥𝑒𝑟(𝑡) = 𝐴(𝑡) 𝑐𝑜𝑠(𝜔𝑐𝑡)𝑐𝑜𝑠 (𝜔𝑚𝑡) + 𝐷𝐶_𝑂𝑓𝑓𝑠𝑒𝑡(𝑡)                (40) 
𝑌𝑃𝑟𝑒𝐴𝑚𝑝(𝑡) = 𝑎0 + 𝑎1|𝑥(𝑡)| + 𝑎2|𝑥
2(𝑡)| + ⋯ . 𝑎5|𝑥
5(𝑡)|              (41) 
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𝐴(𝑡) = 𝑎0 + 𝑎1|𝑥(𝑡)| + 𝑎2|𝑥
2(𝑡)| + ⋯ . 𝑎5|𝑥
5(𝑡)|                        (42) 
𝜙(𝑡) = 𝑏0 + 𝑏1|𝑥(𝑡)| + 𝑏2|𝑥
2(𝑡)| + ⋯ . 𝑏|𝑥5(𝑡)|                          (43) 
 
3.3.4 Simulation Results 
3.3.4.1 Polar Radio 
Figure 48 shows fault diagnosis and bug localization in a Polar Radio Transmitter 
system. Here x-axis represents model number and y-axis represents residual error after 
model tuning and compensation. In this case the bug is introduced in CORDIC processor. 
In CORDIC processor RTL some nodes are made to stuck at a certain binary value (stuck 
at 0 and stuck at 1 faults are introduced) independent of the gate inputs, driving those nodes. 
This experiment is repeated for 10 different random fault sets. In each experiment 15 
random nodes are selected and their stuck at values are also randomly generated. This 
Cordic RTL (with Fault) along with the other sub-blocks (non faulty) constitute the DUT 
for this experiment. Four different atomic models (shown in Figure 44) have been used to 
diagnose this fault. For all ten fault sets the minimum error (Error between DUT and model 
response) is obtained for model 1. The two atoms in model 1 are nearest to the fault site 
than the atoms in other models.  
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Figure 48: Polar radio fault diagnosis (cordic processor faulty) 
Table 9: Residual error 
Experiment 
Number 
Logarithm of Residual Error 
DAC  PA CORDIC 
Processor 
1 -21.9043 -11.7049 -6.7326 
2 -22.3584 -7.1094 -6.3264 
3 -22.2561 -14.0340 -6.3462 
4 -22.3765 -12.1247 -6.1759 
5 -22.3437 -13.0174 -6.1924 
6 -22.0013 -10.0827 -5.8924 
7 -22.5513 -12.5676 -6.4661 
8 -22.1433 -11.2577 -6.0062 
9 -22.1553 -15.2747 -6.3823 
10 -22.3880 -9.3034 -6.7486 
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Instead of using atomic learners in between two nodes for fault diagnosis, the 
approach of [7, 71] i.e. in place of a sub-module an atomic learner can be placed. Here 
instead of tuning the parameters of the sub-block model, the learner would strive to develop 
a local model (local w.r.t the input stimulus) of the sub-block. The same diagnosis 
argument is valid here too. Here is presented an example where the current source of the 
DAC for 10th bit was not turned on due to a design bug (logic bug in the digital controller 
of the DAC). First the bug is localized to the DAC block. Then the transfer function 
estimated from the Neural Net is analyzed to predict exact bit position of the bug. In this 
experiment three different atomic models are used. In 1st model DAC is replaced with an 
atom, and similarly in 2nd and 3rd model PA and CORDIC processor are replaced with 
atoms respectively. Table 9 is showing the logarithm of the residual errors for the above 
mentioned three models. From this table it is clear that the anomalous behavior is due to 
the DAC (replacing DAC with an atom produces best matching between DUT and model 
responses). After localizing the source to the DAC, the transfer function of the atom that 
replaces DAC are looked into (Figure 49). There is a discontinuity at code 512, the transfer 
 
Figure 49: DAC transfer function estimated from DAC atom 
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function is not monotonic. From this behavior of DAC transfer function, 10th bit of the 
DAC is considered the source of anomaly in the system. 
 
Figure 50: Neural network used for DAC 
In all the Polar Radio experiments Feed forward neural net with 20 hidden layer is 
used (as shown in Figure 50) and for training the network Levenberg-Marquardt back 
propagation algorithm (Matlab trainlm [83]) is used. 
3.3.4.2 RF chain  
 
Figure 51: Root cause diagnosis of RF chain 
Figure 51 is showing the simulation result of fault diagnosis in a RF chain. Three 
fault case is considered here; case 1 (Mixer is faulty), case 2 (Pre amplifier is faulty) and 
case 3 (Power amplifier is faulty).In all the experimental cases considered, it is observed 
that as the atomic learner goes away from the fault site, less effective it is in matching the 
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DUT and model response. This put forward a strong basis for fault isolation in a cascaded 
system. All these experiments numerically avouch the claim of this thesis chapter(i.e. 
position of the atoms can diagnose the root cause of anomalies in post silicon behavior of 
DUT and its corresponding model). 
3.4 Conclusions 
Model based validation work presents a novel heuristic model generation and 
model adequacy checking methodology for synthesis of DUT model. If the model is 
adequate, a unique model parameter computation based discrepancy isolation technique 
for RF/ analog circuits and systems is proposed here for post silicon validation. An OFDM 
transceiver is used to show the feasibility of this approach. If the circuit is modeled 
explicitly i.e. circuit’s output response is explicitly modeled as circuit parameters (closed 
form equations are known), only few model simulations and iterative nonlinear 
optimizations are sufficient to isolate/localize the discrepancy to specific design module.  
At initial stage of post silicon validation, complete model is rarely available. We 
have addressed the model incompleteness issue in RF/Analog circuit validation, in learning 
assisted validation approach. A self-learning methodology for bug localization even in 
presence of incomplete model is demonstrated here. A Polar Radio transmitter and a RF 
chain transmitter are used as test vehicle to attest the viability of the learning method in 
post silicon validation. This learning methodology is also able to remove the assumption 
(functional form of the non-idealities in the model) the authors made in [7] at the cost of 
computation (Training Neural Network) .  
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CHAPTER 4. BISCC: EFFICIENT PRE THROUGH POST 
SILICON VALIDATION OF MIXED-SIGNAL/RF SYSTEMS 
USING BUILT IN STATE CONSISTENCY CHECKING 
4.1 Introduction 
Aggressive scaling of device technology has enabled massive integration in today’s 
integrated circuits. Though large scale heterogeneous integration has helped in 
incorporating newer features and functionality in the same die area, state of the art SoC’s 
pose daunting test and validation challenges. Pre-silicon, a key challenge is to identify 
design bugs rapidly without the need to rely on human generated assertions for design 
validation. Post-silicon, the low controllability and observability of internal circuit nodes 
in modern SoCs poses a significant challenge. Besides logical bugs, difficult-to-simulate 
electrical bugs that cause silicon malfunction pose major validation challenges as well. 
Such electrical bugs due to signal crosstalk and power supply-ground bounce for example, 
occur under rare input stimulus conditions and are difficult to detect and diagnose. Clearly, 
new pre and post-silicon design validation methods are urgently needed that are completely 
automated and do not require the use of manually generated assertion based design 
checking procedures. They must provide high design bug coverage, allow detection of 
design bugs with low latency and facilitate diagnosis of design bugs down to subcircuits 
of a large design for rapid manual analysis and redesign. 
4.2 Prior Work 
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    Pre-silicon verification methodologies for analog/mixed signal systems can be 
broadly classified into three groups: i) based on equivalence checking [84] ii) based on 
model checking [85] and iii) based on specification testing using SPICE simulation. SPICE 
simulation is computationally prohibitive for AMS system verification. The main 
drawbacks of the state of the art validation techniques employing i) and ii) are: (a) 
assertions for checking design correctness are hand crafted and require input from 
experienced analog designers, (b) only very simple properties and specifications of AMS 
circuits and systems can be handled. Fault isolation and diagnosis are not addressed 
adequately by state of the art AMS verification methodologies and is largely solved by 
manual simulation. Further pre-silicon verification techniques discussed above are not 
readily amenable to mixed-signal/RF post silicon validation. 
With regard to post-silicon validation, scan chains are popular in digital design for 
providing state observability and controllability that aid circuit debugging. . Although the 
analog scan standard IEEE 1149.1/1149.4 [86, 87] is in practice for board level debugging, 
it has not found widespread application in  circuit level testing of analog/RF IP blocks  in 
SoCs. Current based analog scan chain was proposed in [88, 89] by Soma et.al. Popular 
analog scan methods relay on voltage to frequency conversion and voltage to delay 
conversion [90]. However, such methods are not suitable for testing AMS circuits at-speed, 
making high-speed AMS system testing a difficult task. In [91] the authors have proposed 
an analog DFT technique  that relies on supply voltage ramp-up. The captured current 
signatures from various IP blocks are compared against known thresholds and multiple 
digital bits are generated as test response signatures. All the above scan based test methods 
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suffer from the inability to test AMS circuits and systems at-speed, where they are most 
vulnerable to design bugs. 
    In contrast, analytical model based analog/RF post silicon validation has been 
proposed in [7, 71] and model learning based diagnosis in [92]. A key issue with model 
driven validation is that the nature of complex design bugs is generally not known a-priori 
and the “difficult” electrical bugs due to coupling and ground bounce, for example, cannot 
be easily simulated.  
With regard to test stimulus generation, there has been research on test generation 
driven validation in the digital space [93, 94]. However, there is not much parallel work in 
the mixed-signal/RF domain. In [95, 96], the authors use diverse programs with the same 
functionality to detect design bugs in processor cores, uncore components and accelerators. 
A hardware design bug is detected if there is any inconsistency in the results obtained from 
the two functionally equivalent program streams. The test procedure does not make any 
assumption about the nature of design bugs and the extent of design bugs uncovered is 
limited only by the diversity of test programs deployed.  
In our proposed approach, a reference model of an AMS system is used to design 
spectrally diverse test stimulus for the system or module under test. The analogy to the 
work of [96], is that in the latter, program diversity is dictated by the instruction set 
architecture (ISA) of the processor being debugged (reference model). The diverse stimuli 
are designed to take the circuit under test from a known initial condition to the same final 
state (measured voltage/current values at specified circuit nodes). The final states reached 
by the two diverse stimuli, applied in sequence, are acquired using track-and-hold circuitry 
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(see Figure 1, the comparison results are scanned out using digital scan chains). By 
checking for consistency between the final states reached by the diverse test stimuli, design 
bugs are detected with low latency and high coverage (see Figure 1). As in [96], no 
assumption is made about the nature of design bugs detected (models for hard design bugs 
are developed only after they are detected with considerable debug and bug modeling 
effort). 
 
Figure 52: State consistency checking based validation of mixed-signal/RF 
systems 
The main contributions of this work are as follows: 
1) The proposed BISCC approach for design debug is a unified methodology for pre 
and post-silicon validation of AMS/RF systems and can be applied seamlessly 
through the design process with appropriate modifications. 
2) The design validation approach of BISCC does not rely on the use of manually 
generated assertions in the AMS domain (that are prone to errors) for design 
checking. In contrast, it can automatically check for design bugs, even bugs whose 
effects are unknown prior to circuit debugging. 
3) BISCC uses short test sequences for detecting bugs that require very low test 
application time. Since only the final states of two diverse test sequences are 
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compared, the volume of test data generated is small and in post-silicon, be easily 
scanned out using existing digital scan chains in SoCs. Further, the tests post-
silicon, are generated using existing digital processors on-chip or using minimal 
amounts of compact digital stimulus generation logic with low hardware overhead.  
4) For post-silicon debug, the BISCC methodology entails the use of minimal on-chip 
hardware (as compared with other analog/RF DfT techniques [4-6, 12]) consisting 
of track-and-hold and voltage/current comparison circuitry as opposed to full 
ADCs with attendant signal routing and fidelity issues. Moreover, following from 
this simplicity, the use of multiple voltage and current test points allows localization 
of design bugs to specific design modules for system debug. 
The rest of the chapter is organized as follows: section 4.3 describes the underlying 
basic principles of analog state consistency checking based debugging. DFX infrastructure 
placement algorithms are discussed in section 4.4. Rapid stimulus generation algorithms 
are explained in section 4.5. Analog signal capturing and comparing DFT circuits are 
explained in section 4.6. Test vehicles used to demonstrate the feasibility of the proposed 
approach are described in section 4.7. Simulation results to corroborate the proposed claim 
are shown in section 0. Finally future possible work and conclusion are given in section 
4.9.  
4.3 Debugging Using Analog State Consistency Checking 
4.3.1 Analog State Space Model (ASSM) Representation 
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A formal definition of state variable and state consistency is given in Table 10. 
Intrinsic as well as parasitic device/interconnect resistance, capacitance and inductance 
make any RF/Analog circuit a state machine. Number of possible states in such state 
machine is infinite as analog currents/voltages can take any values within the dynamic 
range. Here any branch current or node voltage can be thought of as state variable of the 
system.  




Any observed node voltage or branch current is a state variable.  
𝑆𝑉 ∈ ℝ  and      𝑅𝑖1 < 𝑆𝑉𝑖 < 𝑅𝑖2 
Where (𝑅𝑖1, 𝑅𝑖2) is the dynamic range of the observed current/voltage 
corresponding to state variable i. 
State 
Consistency 
Temporal Consistency: Two state values 𝑆𝑉𝑖
1and 𝑆𝑉𝑖
2of state 
variable 𝑆𝑉𝑖 will be consistent with each other if   |𝑆𝑉𝑖
1 − 𝑆𝑉𝑖
2| < 𝜖 
where 𝜖 is comparator offset voltage 
Spatial Consistency: Two state values 𝑆𝑉𝑖
1and 𝑆𝑉𝑗
1of state variables 
𝑆𝑉𝑖 and 𝑆𝑉𝑗will be consistent with each other if   |𝑆𝑉𝑖
1 − 𝑆𝑉𝑗
1| < 𝜖 
where 𝜖 is comparator offset voltage 
4.3.2 State Consistency Checking Approach: 
Type I Test (Temporal State Consistency Checking): In our approach a piecewise linear 
stimulus of duration T is crafted across a time grid of spacing 𝛿 and N grid points where 
𝑇 = 𝑁𝛿 (see Figure 53). At time t=T the final value of the state variable SV in response to 
stimulus S1 is sampled and held using a sample and hold (S/H) circuit for additional time 
T. Between time t=T to t=2T, a different stimulus S2 is applied to the DUT starting with 
the same initial condition as in S1. Final value of the state variable SV in response to S2 is 
acquired at t=2T using a S/H circuit. Subsequently the sampled values of SV at t=T and 
t=2T in response to the applied stimuli S1 and S2 respectively, are compared. If they are 
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consistent (see Table 10 for consistency definition) then a logic “0” is generated by the 
error triggering circuit (see Figure 52) else a logic “1” is generated. 
The core idea behind temporal state consistency checking is to design the stimuli 
S1 and S2 in such a way that they are diverse (exercise the analog/RF circuit through 
diverse state trajectories) but result in consistent final states sampled at t=T and t=2T. This 
leads to the hypothesis that an arbitrary design bug or fault is unlikely to affect the state 
trajectories of SV in response to S1 and S2 identically and thereby results in inconsistent 
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Figure 53: Temporal state consistency 
Type II Test (Spatial State Consistency Checking): Type II tests are designed to check 
consistency across state variables at same sampling instant as opposed to type I test where 
state consistency of a state variable is checked between two different sampling instants. A 
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stimulus will be generated so that the two observed state variables are consistent (see 
consistency definition in Table 10) for nominal circuit at sampling instant t=T (see Figure 
54). It is to be noted that two observed state variable pair may be having different dynamic 
ranges, so proper level shifting and gain compression are required before comparison. 
There are some pathological cases such as gain compression, DC offset where the faulty 
circuit may show state consistency under type I stimuli test. To catch these faults we 
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Figure 54: Spatial consistency checking 
4.4 DFX Infrastructure Placement 
In previous section we have discussed state consistency checking of state variables. 
How many state variables are needed to diagnose a system, and which ones to be cherry 
picked will be discussed in this section. Every state variable is observable in pre-silicon 
stage. DFX structures are to be placed in design to make selected state variables observable 
in post-silicon stage. In simulation we select all possible non-intrusive DFX sensor 
positions in the system, and for a long random stimulus collect sensor data from respective 
sensors. We will keep those sensors that are volatile based on a threshold volatility. Higher 
the volatility, richer the sensor is with information about the system. As the dynamic ranges 
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of the all the sensors are not same, we have used a scale free volatility measure given in 
Eq. 44.  
𝑣𝑜𝑙𝑎𝑡𝑖𝑙𝑖𝑡𝑦 = 𝑠𝑡𝑎𝑛𝑑𝑎𝑟𝑑 𝑑𝑒𝑣𝑖𝑎𝑡𝑖𝑜𝑛/𝑚𝑒𝑎𝑛  (44) 
 
Table 11: State variable selection algorithm 
Given: State Variable Set 𝑆𝑉𝑆 = {𝑆𝑉1, 𝑆𝑉2, … … 𝑆𝑉𝑚} 
Objective: Find State Variable Set SVS1 for type I test and SVS2 for type II test 
Step 1: Take a long random stimulus and stimulate the system to collect the system 
response. All state variable values corresponding to the applied random stimulus are 
acquired.  
Step 2: SVS1={} 
For i=1 to m 
        If  volatility(SVi) > Threshold Volatility  
             SVS1 = SVS1 ∪ SVi 
Step 3: 𝑘 = |𝑆𝑉𝑆1|  (cardinality of set SVS1)    SVS2={} 
For i=1 to k 
        For j=1 to k 
                If 𝑖 ≠ 𝑗  
                    Max_crosscorr=max(xcorr(SVS1(i),SVS1(j))) 
                    If Max_crosscorrelation > ThresholdCrossCorr 
                        𝑆𝑉𝑆2 = 𝑆𝑉𝑆2 ∪ {(𝑆𝑉𝑆1(𝑖), 𝑆𝑉𝑆1(𝑗))} 
Let’s assume that the type I test set be SVS1 and is shown in equation 45. 
𝑆𝑉𝑆1 = {𝑆𝑉1, 𝑆𝑉2 … 𝑆𝑉𝑘}  (45) 
For type II test we check state consistency between a pair of state variables at same 
sampling instant. From type I test set, we constitute pairwise variable set (as shown in Eq. 
46) and compare cross correlation between every pair.  
(𝑆𝑉𝑖, 𝑆𝑉𝑗)  𝑠. 𝑡 𝑖 ≠ 𝑗 𝑎𝑛𝑑 𝑖, 𝑗 = 1(1)𝑘 (46) 
In a circuit the observed state variable pair may be phase shifted. For cross 
correlation enumeration matlab function “xcorr” is used.  xcorr(x1, x2) finds cross 
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correlation between x1 and x2 at every shifted position of x1 and x2. Maximum of all 
shifted cross correlation serve as a metric to pick sate variable pair. The formal state 
variable selection algorithm is shown in Table 11. 
4.5 Automatic Test Pattern Generation 
In the section, we discuss generation of BISCC piecewise linear (PWL) test 
stimulus. The test points are stored in a small memory (kilo bytes) and the stimulus is 
produced using a built-in DAC. Alternatively, seeded LFSRs can also be used, where the 
seeds are optimized for stimulus diversity (the pulse train output of the LFSR is directly 
filtered and applied to the CUT). 
4.5.1 Stimuli Generation for Type I Test: 
For type I test we need two diverse stimuli which will take the circuit to the same 
state by two different state trajectories. First two stimuli (S1 & S2) of length l are randomly 
generated (as shown in Eq. 47).  
𝑆1 = [𝑣11, 𝑣12, … … … 𝑣1𝑙]
𝑇   𝑆2 = [𝑣21, 𝑣22, … … … 𝑣2𝑙]
𝑇  (47)  
Their entropies and dissimilarities are checked. Standard deviation is used for 
entropy checking and distance correlation is used for dissimilarity checking. If (𝑋𝑖, 𝑌𝑖)  𝑖 =
1 … . 𝑛 are samples of two vectors (X, Y) then distance correlation of the two vectors is 







Detailed derivation of Eq.  48 can be found in [34]. Entropy checking ensures that 
the signals are varying enough while the dissimilarity checking ensures that the two stimuli 
are different. The system is simulated with stimuli S1 and S2, and corresponding responses 
R1 and R2 are captured. Stimuli generation objective is to match the end responses R1(l) 
and R2(l) as far as possible . S1 is kept fixed, and S2 is modified in steps from rear end 
(S2(l) , S2(l-1)…up to S2(l-m)). S2(l) value is replaced with all possible new values and 
corresponding stimuli set S2new is given in Eq. 49. Corresponding to all the stimuli S2new, 
the system is simulated and response set R2new is obtained.  
𝑆2𝑁𝑒𝑤 = { [𝑆2(1)𝑜𝑙𝑑 , 𝑆2(2)𝑜𝑙𝑑, … … 𝑆2(𝑙 − 1)𝑜𝑙𝑑, 𝑆2
1(𝑙)]𝑇, 
                  [𝑆2(1)𝑜𝑙𝑑 , 𝑆2(2)𝑜𝑙𝑑, … … 𝑆2(𝑙 − 1)𝑜𝑙𝑑, 𝑆2
2(𝑙)]𝑇 , 
                          ………………………………………, 
            [𝑆2(1)𝑜𝑙𝑑 , 𝑆2(2)𝑜𝑙𝑑, … … 𝑆2(𝑙 − 1)𝑜𝑙𝑑, 𝑆2
𝑞(𝑙)]𝑇} 
(49) 
𝑅2𝑛𝑒𝑤 = {  𝑅2
1, 𝑅22, … … . 𝑅2𝑞   }  (50)  
 
Stimulus S2j is selected such that abs(R1(l)-R2j(l)) is minimized. The above process is 


















































Figure 55: Stimuli length optimization 
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Here we have explained the algorithm for all possible quantized s2(l) values for 
ease of understanding. In reality a binary search is used in this work. The stimuli generation 
process is formally defined in Table 12. 
 
Table 12: Type I (temporal) stimuli generation algorithm 
Given: Stimuli duration (T), sampling rate (R), stimuli dynamic range (DR), Entropy 
Threshold, Dissimilarity Threshold 
Stimuli  length (l) = T/R  
Quantize the dynamic range DR into q number of levels 
𝑉 = [𝑣1, 𝑣2, … … . 𝑣𝑞]
𝑇
 
Step 1: Randomly sample values from V and generate two stimuli S1 and S2 of length 
l (as shown in equation 47). 
Step 2: Perform the following checks 
          (i)     𝜎𝑆1 > 𝐸𝑛𝑡𝑟𝑜𝑝𝑦 𝑇ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 
          (ii)    𝜎𝑆2 > 𝐸𝑛𝑡𝑟𝑜𝑝𝑦 𝑇ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 
          (iii)  𝑑𝑐𝑜𝑟𝑟(𝑆1, 𝑆2)  < 𝐷𝑖𝑠𝑠𝑖𝑚𝑖𝑙𝑎𝑟𝑖𝑡𝑦 𝑇ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑   
 If all the checks are passed go to step 3, else revert back to step 1 
Step 3: Simulate the system with S1 and S2 and system responses R1 and R2 are 
captured. 
If     abs(R1(l) – R2(l)) < Comparator Offset      
        then end the program 
Else go to step 4 
Step 4: keep S1 fixed, do a binary search on S2 (l-1) to S2 (l) transition so that  
abs(R1(l) – R2(l))  is minimized. 
Step 5:   (i)   Repeat the step 4 for S2 (l-2) to S2 (l-1) transition 
               (ii)  Repeat the step 4 for S2 (l-3) to S2 (l-2) transition 
                     ………………………………………………………… 
               (m) Repeat the step 4 for S2 (l-m+1) to S2 (l-m)   transition 
Step 6:  If     abs(R1(l) – R2(l)) < Comparator Offset      
Then accept the stimuli S1 & S2 pair 
Else go to step 1 
 
4.5.2 Stimuli Generation for Type II Test:  
A similar approach has been employed for type II test. Here stimulus S1 is 
randomly generated and two responses (state variables) R1 and R2 are captured. For spatial 
comparison the responses R1 and R2 need to be level shifted and compressed/expanded. 
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We assume R1 and R2 are responses after proper level shifting and gain adjustment. S1 is 
modified in steps from rear end (S1(l) , S1(l-1)…up to S1(l-m)) following the algorithm 
shown in Table 12. 
4.5.3 Stimuli Set Formation: 
 While generating stimuli for type I and II tests, it is made sure that the two 
responses match within the acceptable accuracy at the sampling instant. Two responses can 
match at any voltage/current level within the dynamic range of it. While creating stimuli 
set, a fair representation from every corner of the dynamic range is ensured. 
4.5.4 Stimuli Length Optimization: 
 In order to reduce the test time (applicable for both pre and post silicon) and 
memory requirement for on chip BIST stimuli storing (post-silicon) generated stimuli are 
further compacted. Let us assume that the stimuli set 𝑆𝑆1  and 𝑆𝑆2 each of cardinality N 
(given in equation 51 and 52) are formed by following the algorithms described before. 
From  𝑆𝑆1 and  𝑆𝑆2 , new stimuli set 𝑆𝑆1
∗ and 𝑆𝑆2
∗  are obtained by cutting every stimulus 
length to half from rear end, and append an initializing sequence before the stimulus. The 
process is shown in Figure 55. 
. For new stimuli set 𝑆𝑆1
∗ and   𝑆𝑆2
∗, new response set 𝑅𝑆1
∗ and 𝑅𝑆2
∗ are obtained by 
stimulating the system with new stimuli set. For every new stimulus the corresponding 
response is checked if it obeys the previously checked objectives (step 2, Table 12). If more 
than 90% of the stimuli obey the objective, we accept the new time duration. If the 
condition is not satisfied we cut it down by a quarter and repeat the process.  
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𝑇𝑦𝑝𝑒 𝐼 𝑆𝑡𝑖𝑚𝑢𝑙𝑖 𝑆𝑒𝑡 𝑆𝑆1 ∶  { (𝑆1, 𝑆2)
1, (𝑆1, 𝑆2)2, … . .    (𝑆1, 𝑆2)𝑁 }  (51)  
𝑇𝑦𝑝𝑒 𝐼𝐼 𝑆𝑡𝑖𝑚𝑢𝑙𝑖 𝑆𝑒𝑡 𝑆𝑆2 ∶  { 𝑆3
1, 𝑆32 … . .    𝑆3𝑁 }  (52)  
𝑇𝑦𝑝𝑒 𝐼 𝑅𝑒𝑠𝑝𝑜𝑛𝑠𝑒 𝑆𝑒𝑡 𝑅𝑆1 ∶  { (𝑅1, 𝑅2)
1, (𝑅1, 𝑅2)2, … ..    (𝑅1, 𝑅2)𝑁 } (53) 
𝑇𝑦𝑝𝑒 𝐼𝐼 𝑅𝑒𝑠𝑝𝑜𝑛𝑠𝑒 𝑆𝑒𝑡 𝑅𝑆2 ∶  { (𝑅3, 𝑅4)
1, (𝑅3, 𝑅4)2, … . .    (𝑅3, 𝑅4)𝑁 } (54) 
4.6 Debug Hardware 
In post-silicon validation, internal current/voltages are accessed by signal capturing 
circuits. In RF transceiver envelop detector is used to capture low frequency signature from 
modulated voltage signal. For supply current sensing a small resistance Rsense is used to 
convert supply current to voltage (see Figure 56b). Further amplification and low pass 
filtering are done by the op-amp and low pass filter respectively. 
 
Figure 56: (a) Low frequency voltage signal capturing circuit for RF receiver 
(b) Supply current sensor 
Two types of error trigger architectures are shown in Figure 57. Temporal 
architecture is used to compare between previously sampled value and present sampled 
value. A sample & hold circuit is used to hold the previously sampled value. For spatial 
comparison as the comparing signals are coming from two different circuit nodes, no such 
holding is required. 
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Figure 57: (a) Temporal error trigger DFT architecture (b) Spatial error 
trigger DFT architecture 
 
 
Figure 58: Error trigger operation 
The error triggering mechanism is shown in Figure 58.  
4.7 Test Vehicles Used 
In this work a RF receiver and a sigma delta ADC are used as test vehicles to 
corroborate the efficacy of the proposed state consistency checking based validation 
methodology for mixed signal/RF systems. While the RF quadrature receiver system is 
designed in 130nm IBM process, the Sigma Delta ADC is designed in 45nm predictive 
transistor model from NCSU. The quadrature RF receiver system (as shown in Figure 60) 
is consisting of LNA, power splitter and two RF demodulating mixers. Transistor level 
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circuit design for LNA and mixers are shown in Figure 59 (a) and (b) respectively. RF and 
analog circuit components are design in cadence spectre, while the ADC and base band 
processing is done in matlab in order to simulate the receiver system. The LO frequency of 
the designed receiver is 2.4GHz and the in phase and quadrature phase data rate is 1 MHz.  
 
 




Figure 60: RF receiver 
The second example, Sigma Delta ADC is shown in Figure 61. Here all the blocks, 
sample and hold, opamps, comparator, D Flip-Flop are designed in cadence spectre. 
Sampling clock and over sample clock frequencies are 1 MHz and 1 GHz respectively 
(over sampling ratio of 100). The nominal performance parameters are shown in Table 13. 
Table 13: Nominal sigma delta ADC specifications 
SFDR THD ENOB 
30.44 dB -10.31 dBc 4.76  
 























4.8 Simulation Results 
4.8.1 State Variable Selection 
Table 14: State variable definition for RF receiver system 
State Variable Definition  Test #  
State Variable 1 voltage signature captured by the envelop 
detector placed at the output of the LNA 
Type I 
Test 1 
State Variable 2 voltage signature captured by the envelop 




State Variable 3 voltage signature captured by the envelop 








State Variable 5 In Phase input data X 
State Variable 6 Quadrature Phase input data X 
State Variable 7 current signature captured from In Phase 
Mixer supply current 
X 
State Variable 8 current signature captured from Quadrature 
Phase Mixer supply current 
X 
State Variable pair 1 {State Variable 1, State Variable 4} Type II 
Test 1 
State Variable pair 2 {State Variable 2, State Variable 4} Type II 
Test 2 
State Variable pair 3 {State Variable 1, State Variable 2} Type II 
Test 3 
Observed state variables of the RF receiver system are defined in Table 14.  




State Variable 1 0.1112 0.0541 √ 
State Variable 2 0.2784 2.5187 √ 
State Variable 3 0.2881 6.6280 √ 
State Variable 4 0.3671 0.1537 √ 
State Variable 5 0.0021 0.0014 X 
State Variable 6 0.0200 0.0014 X 
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Figure 62: Observed state variables for a random input stimulus 
For the RF receiver system example, 6 DFX sensors were selected and the 
signatures obtained for a long random stimulus are shown in Figure 62. Volatility metric 
of each sensor is shown in Table 15 (each signature is represented by corresponding state 
variable). Sensors placed at positions 1, 2,3and 4 are acceptable while the sensors 5, 6 are 
not providing enough information to diagnose the system. State variable 5, 6 corresponds 
to bias currents of In Phase and Quadrature mixer respectively. As these two mixers are 
bias at high DC current, their supply currents are not sensitive enough to AC input stimulus. 
The accepted state variables will constitute type I test set. 
𝑇𝑦𝑝𝑒 𝐼 𝑇𝑒𝑠𝑡 𝑆𝑒𝑡 = {𝑆𝑡𝑎𝑡𝑒 𝑉𝑎𝑟𝑖𝑎𝑏𝑙𝑒  1,2,3,4,7,8} (55) 
From the type I test set (given in equation 55) we constitute pairwise state variable 
set and compare cross correlation between every pair. Pairwise maximum cross correlation 
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plot is shown in Figure 63. From Figure 63 we chose the following pairs {1, 4}, {2, 4}, {1, 
2}, {4, 6}. 
 
Figure 63: Pairwise maximum cross correlation among state variables 
Similar experiments were done for Delta Sigma ADC and the tests defined are 
shown in Table 16. 
Table 16: State variable definition for RF delta sigma ADC 
State Variable 1 Voltage signal captured by a low pass 
filter placed at the output of the 
comparator 
Type I Test 1 
State Variable 2 Input sampled value at the output of the 
S/H circuit 
X 
State Variable Pair 1 {State Variable 1, State Variable 2} Type II Test 1 
4.8.2 Pre-Silicon Test Cases (Sigma Delta ADC) 
 One example validation test case for Sigma Delta ADC is shown in Table 17. The 
faulty circuit specification parameters are far off from nominal circuit ones. The faulty 
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circuit is created by varying design and process parameters of the circuit. 400 pairs of 
stimuli are designed for type I test and 100 stimuli are designed for type II test.  





Specifications   
SFDR (dB) 30.44 22 
THD (dBc) -10.31 -2 
ENOB (Bits) 4.76 3.36 
Diagnosis   
Percentage of bits flipped 
triggering error 
  
Type I Test 1 (SV1) 0 81.0 
Type II Test 1 (SV pair 1) 0 96.0 
 
4.8.3 Pre-Silicon Test Cases (RF Receiver): 
4.8.3.1 Test Case 1 &2: Faulty In Phase Mixer (Bias Voltage Variation):  
In AMS/RF systems bias voltages/currents are generally controlled digitally. Two 
pathological test cases are created where bias voltage of the In Phase Mixer is varied (5% 
for test case 1 and 10% for test case 2) by supplying wrong digital codes. Other design and 
process parameters were not altered. Diagnostic results (see Table 18) shows that the state 





Table 18: Pre-silicon validation results of RF receiver (*SV : State Variable) 










Type I Test 1 (SV1) 5.1 5.3 11   12    
Type I Test 2 (SV2) 52.1 68.0 83   25     
Type I Test 3 (SV3) 23.1 30.1 80 34 
Type I Test 4 (SV4) 4.8 5.0 13 15 
Type II  Test 1 (SV pair 1) 12.1 13.3 80 71   
Type II  Test 2 (SV pair 2) 14.8 13.8 83 68   
Type II  Test 3 (SV pair 3) 46.6 73.3 90 76 
4.8.3.2 Test Case 3 &4: DC offset and Gain Variation: 
 We created two more pathological test cases 1) introduced DC offset in LNA 
output (test case 3) and 2) gain of In Phase Mixer is increased by changing design 
parameters (test case 4). Type I test fails in these two pathological cases. All type II tests 
catch these faults easily (see Table 18 ). 
4.8.4 Post-Silicon Test Cases (RF Receiver): 
 Signal coupling, noise coupling and supply voltage variation form the majority of 
the electrical post-silicon bugs. Using two chains of RF receiver shown in Figure 60, a 2x2 
MIMO receiver is formed. As shown in Figure 64, a coupling fault is forced by introducing 
a capacitance between LNA outputs of the chains. Conventional specification testing 
(EVM testing) will not catch this bug, although it will show up in actual operation and will 
corrupt received MIMO data.  If EVM testing is done in SISO mode sequentially, the 
coupling bug will not be activated. Even if the two chains tested concurrently (required 
two sets of costly RF test instruments), the bug will not show up unless the two chains 
carry different symbols. How BISCC catches this bug is shown in Table 19. 
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Figure 64: 2x2 MIMO receiver 
 
Table 19: Post-silicon validation results of RF receiver (*SV : State Variable) 
 Percentage of bits flipped 
triggering error 
Type I Test 1 (SV2) 89 
Type I Test 2 (SV4) 91 
Type I Test 3 (SV6) 92 
BISCC test methodology has been applied to various other kinds of circuits such as 
sigma delta ADC and DAC, analog biquad filter, analog comparator, sense amplifier etc. 
We have considered variety of fault cases, process parameter variation, temperature 
variation, resistive/capacitive opens and shorts, electrical bugs, logical bugs. In almost all 




4.8.5 Temperature Variation 
The RF receiver system (Figure 60) is designed to operate in the temperature range 
0OC to 50OC. We are showing two examples where the operating temperature is beyond 
the above said acceptable range. How the proposed built in assertion based diagnosis raises 
error flag in validation are shown in Table 20. It is clearly seen that the type I test 1 is not 
showing error while all the type II tests are indicating malfunctioning of the device at 100 
and -20 OC temperature. In order to explain the above observation, we plot the observed 
state variable 1 for a random signal applied at the input of the RF receiver system in Figure 
65. We see a clear gain compression/enhancement in the response of the captured state 
variable 1 for various temperatures (nature of the captured responses are similar only 
differing in amplitude values). It is explained previously why a type I test fails if the 
anomaly seen is due to only gain compression/enhancement. 
 
Table 20: Post silicon validation results of RF receiver system at various 
temperatures 
 Percentage of bits flipped 
triggering error 
System temperature 27 OC 100 OC -20 OC 
Type I Test 1 (State Variable 1) 0 1 4 
Type I Test 2 (State Variable 2) 0 11 70 
Type I Test 3 (State Variable 3) 0 12 67 
Type I Test 4 (State Variable 4) 0 1 6 
Type II  Test 1 (State Variable pair 1) 0 63 75 
Type II  Test 2 (State Variable pair 2) 0 55 69 




Figure 65: Captured state variable 1 for a random stimulus 
4.8.6 Effects of Sampling Clock Jitter 
As the proposed validation methodology is a self-checking scheme i.e. the 
circuit/system checks state consistency among its own states (temporally and spatially), 
one may be skeptical about the effects of sampling clock jitter in the performance of the 
proposed methodology. We run the following simulations (shown in Table 21 and Table 
22) to verify the potency of the proposed methodology for random clock jitter. For type I 
test 1000 stimuli pairs are used, and for type II test 200 stimuli are used. Sampling clock 
frequency used is 10MHz (sampling clock period is 100ns). Average error trigger rate for 
type I test is 1.65% for 1ns random jitter and is 2.1% for 2ns random jitter. 
Table 21: Effect of random clock jitter on nominal circuit’s (RF receiver) 
state reachability for type I test 
Random Clock 
Jitter (ns) 
Error Trigger (%) 
Type I 
State Variable 1 State Variable 2 State Variable 3 
0 0 0 0 
1 1.6 1.7 1.6 
2 2 2.1 2.2 
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Table 22: Effect of random clock jitter on nominal circuit’s (RF receiver) 
state reachability for type II test 
Random Clock 
Jitter (ns) 








0 0 0 0 
1 0 0 2.5 
2 1.9 2.6 2.0 
 
4.8.7 Test Time Reduction 
EVM testing of a transceiver takes about or more than 300ms [97]. We have used 
1000 stimuli pair for type I test and 200 stimuli for type II test in manufacturing testing of 
the receiver. Each stimulus is of duration 0.5𝜇𝑠, so the total test time required is 1.1ms 
(2200 ∗ 0.5𝜇𝑠). Moreover EVM testing does not provide diagnosis capability. Though in 
this work we have not strived to do diagnosis and fault isolation, the methodology 
described is capable of doing that. We have kept diagnosis using state consistency as future 
work. 
4.9 Conclusions and Future Work 
The authors have presented BISCC, a novel low cost, quick validation technique 
for embedded AMS/RF systems. Observability is a key issue in post-silicon debug of 
deeply embedded analog/RF system. With on chip signature capturing and temporal and 
spatial signature comparing infrastructure, the authors present a built in self-validate 
methodology for RF/analog systems.  BISCC is equally applicable to pre-silicon 
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hierarchical model equivalence checking between a high level design and a low level 
transistor netlist. Vdd ramping technique discussed in [91] for mixed-signal/RF validation 
is an orthogonal approach to the proposed scheme of this work. The authors would like to 
fuse Vdd ramping into the proposed scheme in future. 
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CHAPTER 5. CONCURRENT BUILT IN TEST AND TUNING OF 
BEAMFORMING MIMO SYSTEMS USING LEARNING 
ASSISTED PERFORMANCE OPTIMIZATION  
5.1 Introduction 
Research on 5G massive MIMO systems with large numbers of transmit and receive 
antennas is moving forward at an electrifying pace [98-102]. However, with increasing 
levels of circuit complexity and higher operating speeds, the underlying electronics 
becomes highly susceptible to manufacturing process variations. Going forward, next 
generation beamforming wireless systems will need to be designed with built-in test and 
post-manufacture self-tuning capability for managing manufacturing yield and in-field 
tuning. In addition, power consumption of high speed wireless communications systems is 
of increasing concern and must be factored into the tuning process.  
Prior work on built-in self-test and self-tuning has focused mostly on 
“omnidirectional” SISO and MIMO wireless systems [103-106]. We propose to develop 
novel self-test and self-tuning algorithms for beam-steering MIMO front end designs that 
scale across beam-steering 5 – 73 GHz architectures (WiFi – mm-wave 10m indoor 
communication). The challenges relative to the state of the art are as follows:  
1) Depending on the architecture of the beam steering MIMO system employed, 
signals are combined and up/down converted in the transmitter/receiver in different 
ways before processing in the baseband DSP through an array of data converters 
[98-102]. This introduces challenges regarding decoupling of test results for 
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individual antenna-RF chains from data obtained for combined signals (internal RF 
chain signals may not be externally observable). 
2) A subsequent problem is to concurrently test all mixed-signal/RF components in 
all the RF chains with the least test cost (complexity of test signals needed, 
minimum test time). The test procedure must measure a diversity of RF 
performance specifications of each of the RF chains: phase-shifter accuracy, I-Q 
mismatch, DC offsets and nonlinearities of the various RF components as well as 
unwanted signal coupling across RF chains and local oscillator leakage. Moreover, 
the tests applied must produce diagnostic information to enable efficient post-
manufacture tuning of the complete RF transceiver to offset the effects of silicon 
manufacturing process variations.  
3) Beam-steering MIMO RF systems employ programmable phase-shifters that must 
be calibrated for all desired beam-steering angles. With active phase-shifters, a 
desired phase of the output signal of the phase-shifter relative to the phase of the 
input signal is generally difficult to achieve with constant gain across all phase 
values. This necessitates gain compensation using other components in the RF 
chain which in turn affects their phase transfer functions as well.  Such phase-gain 
inter-relationships complicate tuning algorithms for the entire RF system. This is 
further made much worse by the fact that these relationships are process-corner 
dependent (i.e. vary from device to device) and any tuning algorithm must 
accommodate such dependencies. It is assumed that the gain/distortion/power 
consumption of individual RF components such as mixers, amplifiers and 
impedance matching networks are designed to be digitally tunable. Given the 
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above, tuning of all the RF chains of a massive-MIMO system needs to be 
performed with a high degree of parallelism across all the RF chains due to the 
large numbers of component-level tuning knobs involved. Such tuning is highly 
dependent on the speed and accuracy of the testing procedures discussed earlier and 
must ensure accuracy of specifications while minimizing power consumption of 
tuned devices. Further, it is necessary to guarantee that the maximum error vector 
magnitude (EVM) of received symbols [19, 20] as well as signal-to-interference 
ratio is within prescribed bounds across all the designated beam-steering angles of 
the MIMO transceiver.  
The rest of the chapter is organized as follows: First, beamforming MIMO 
architectures are discussed in Section 5.2. This is followed by key contributions and 
approach in Section 5.3. In Section 5.4 and 5.5, the proposed parallel testing approach is 
discussed. In section 5.6 we discuss about models to translate RF impairments to EVM and 
SINR. In Section 0, concurrent (parallel) tuning algorithms are presented. This is followed 
by a discussion of the experimental results in Section 5.8. Finally, conclusions are 
presented in Section 5.9. 
5.2 Beamforming MIMO Receiver Architectures 
Beamforming receiver architectures are shown in Figure 66. In this work the 
individual analog/RF circuits (LNA,VGA, Phase Shifter, Mixer) are built using 45nm 
FreePDK models [45] . Digital baseband processing is simulated in computer.IQ vector 
sum type programmable phase shifter (as shown in Figure 67) is built. Phase shifting is 
governed by relative strength of I and Q current DACs (given in Eq. 56). The quadrant of 
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the phase shift is determined by the four switches SW1 to SW4. LNA and Mixer circuits 
are shown in Figure 68 and Figure 69 respectively. Variable gain amplifier circuit is shown 
in Figure 70. Detailed circuit design and control loop operations are described in [107]. 




































































































































Figure 70: Variable gain amplifier 
In a MIMO beamforming system, the signals arriving at various beamforming 
antennas traverse different distances as the antennas are physically separated from each 
other. The corresponding path differences manifest themselves as phase differences of the 
carrier for narrowband received signals. Figure 71 shows one example where beamforming 
antennas are arranged in a straight line and the consecutive antennas are separated by a 
distance of d. If the line of sight incidence angle is 𝜃 then the phase difference of the 
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received carrier between two consecutive antenna elements is given by Eq. 57 (𝜔 is the 
















Figure 71: Beamforming 
For a given incident angle (𝜃) beam steering attempts to constructively add the 
received signals and destructively add the received signals for all other incident angles. 
One example beamforming receiving is shown in Figure 72. There are a range of possible 
MIMO beamforming architectures [99, 102]. These span, analog, digital (Figure 66) and 
hybrid beamforming architectures. Receiver systems can be all-RF, heterodyne with phase 
shifting in the main RF path and heterodyne with LO phase shift [99]. The use of digital 
beamforming imposes very tight linearity constraints on the design of the RF components.  
For these reasons, analog beamforming architectures are attractive. However, the use of a 
combiner (summation unit) as shown in Figure 66 (a) for an analog beamforming receiver, 
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significantly complicates the testing of individual RF chains whose outputs are no longer 
directly observable as in digital beamforming systems (Figure 66 (b)).  
 
Figure 72: Antenna array factor for beamforming 
5.3 Approach and Key Contributions 
The proposed approach comprises of collaborative testing and tuning algorithms 
targeted towards analog beamforming architectures. These are harder to test than digital 
beamforming systems from a test observability perspective. Without loss of generality, the 
solutions produced are easily ported over to corresponding digital beamforming 
architectures. The steps involved are described as follows: 
Step 1. High resolution parallel phase and gain testing:  
First, parallel phase error testing algorithms that determine the phase and gain errors 
of different RF chains corresponding to N different beam steering angles with high 
accuracy, are developed. For practical beam steering systems, it is seen that N tests applied 
in parallel to all the RF chains are sufficient to characterize phase and gain mismatches in 
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the RF chains. A key contribution is that the proposed solution addresses the loss of RF 
chain output observability due to the use of signal combiners as shown in Figure 1 (a). 
Consequently, this allows beamforming transmitters to be also tested using identical testing 
algorithms by observing only the combined PA outputs of the transmitter chains involved. 
We focus on non-idealities of the RF chain itself and assume that the fidelity of the antenna 
is guaranteed by design (it is difficult to measure electromagnetic antenna radiation 
patterns during in-socket manufacturing test).  
Step 2. Parallel testing of RF chain non-idealities:  
Next, two techniques are presented: 
(a) Testing for distortion effects: In this approach, the combined effects of parallel 
phase-shifted RF chains of a beam-steering system on the received or transmitted signal 
are computed. This requires coprime input frequencies so that intermodulation of the 
various chains do not overlap. This technique is suitable for small number of beamforming 
chains. A better frequency efficient technique is explained below. 
 (b) Frequency-efficient parallel testing of individual RF chains: In this approach, 
the distortion introduced into the received or transmitted signal by individual RF chains 
can be directly measured using multiple test tones in a frequency-efficient manner while 
observing only the down-mixed output of the combiner of Figure 1 (a). While prior 
techniques [108, 109]  apply test tones to parallel RF chains  in ways that enforce frequency 
separation in the responses produced by the different chains,  we relax this requirement, 
allowing tones resulting from distortion in different chains to overlap with each other.  This 
allows larger numbers of chains to be tested in parallel (higher frequency efficiency) for a 
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specified signal bandwidth, while allowing the distortion specifications of each chain to be 
determined individually as in prior testing schemes. 
Step 3. Mapping of test results to EVM (error vector magnitude) and SINR (signal-to-
interference ratio):  
The test results obtained in steps 1 and 2, above are mapped to EVM/SINR 
performance metrics using a mapping mechanism driven by simulation with an end-
calibration performed using experiments on hardware to account for test instrumentation 
imperfections. This is a modification of the techniques for EVM measurement presented 
in [110, 111].  
Step 4. Test result driven parallel tuning of beamforming MIMO systems:  
Parallel tuning is performed in two phases: 
(a) Phase 1: Learning assisted coarse tuning: Each tuning knob of the RF system consists 
of 8 bits of tuning control (8 bit current DAC). The higher order 4 bits are determined in 
Phase 1. This is achieved using a version of the “one-shot” tuning algorithms presented in 
[104, 108, 109]. Here, the test results from Step 2 are used to predict the tuning knob values 
corresponding to each RF chain using supervised learning driven algorithms that map the 
test responses directly to the optimal tuning knob control bit values. Since the tests are run 
in parallel, such tuning can also be performed in parallel. A key difference is that the prior 
algorithms need to be modified to handle multiple beam steering angles of the design. 
(b) Phase 2: Gradient descent driven fine tuning: Fine tuning of the lower order 4 
tuning control bits is performed using iterative testing and tuning algorithms driven by 
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gradient descent based on a cost function optimization metric that includes total power 
consumption. This is also performed in parallel for all the RF chains concerned supported 
by the parallel nature of the testing algorithms. 
Note that the procedures discussed above, can be applied to testing and tuning of 
analog and digital beamforming transmitters as well, where the outputs of all the 
transmitter PAs are combined and observed during manufacturing test. Also, the proposed 
methods can be applied to hybrid beamforming architectures with some modifications. For 
ease of explanation and for the sake of brevity, we focus our discussion on the testing of 
analog beamforming receivers and use the same as a test vehicle for demonstrating our 
ideas and approach. In the following we discuss each of the steps of the proposed approach 
above. 
5.4 High Resolution Parallel Gain/Phase Testing 
For determining the relative phases of N beamforming RF chains, N tones with 
frequencies that are coprime to each other are selected. For example, for the system of  
Figure 73, with N=4, sinusoidal signals of frequency f1,f2,f3 and f4 are chosen so that they 
are co-prime to each other. Each of the signals is modulated with the carrier frequency 
generated by a local oscillator (LO: on-board for built-in test, external otherwise) and 
applied to the respective receiver LNA inputs as shown in Figure 73. The Fast Fourier 
Transform (FFT) of the received signal is computed by the baseband processor. As the 
input signals are co-prime to each other, harmonic distortion in one chain does not affect 
the accuracy of measurements for other RF chains as long as the n’th order harmonics fall 
in different FFT frequency bins of the baseband response signal. The spectrum of the 
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received signal corresponding to a test designed for the receiver of  Figure 73,  (4 RF 


















































Figure 73: MIMO receiver characterization (analog beamforming) 
In general, where OFDM systems are involved, each tone in an OFDM frame can be 
used as a test tone. For example, for an OFDM frame with 64 tones, the number of channels 
that can be tested concurrently is the number of co-prime integers between 5 and 64 and is 
equal to 17. 
The input baseband, modulating and demodulating signals of Figure 73,  are given 
in Equations  58,59 and 60 respectively. 
 
𝐵𝑎𝑠𝑒𝐵𝑎𝑛𝑑 𝑆𝑖𝑔𝑛𝑎𝑙 ∶ 𝑥𝑖(𝑡) = 𝐴𝐵𝐵𝑖𝑆𝑖𝑛(𝜔𝐵𝐵𝑖𝑡) (58) 
𝑀𝑜𝑑𝑢𝑙𝑎𝑡𝑖𝑛𝑔 𝑆𝑖𝑔𝑛𝑎𝑙 ∶ 𝑚𝑖(𝑡) = 𝐴𝑀𝑂𝐷𝑖𝑆𝑖𝑛(𝜔𝑀𝑂𝐷𝑖𝑡) (59) 




Figure 74: FFT of received signal 
The signals 𝑝𝑖(𝑡) that are input to the summation unit of Figure 73 are given by Eq. 
61.  
𝑝𝑖(𝑡) = 𝐴𝑀𝑂𝐷𝑖𝐴𝐵𝐵𝑖𝑆𝑖𝑛(𝜔𝑀𝑂𝐷𝑖𝑡 + 𝜙𝑖)𝑆𝑖𝑛(𝜔𝐵𝐵𝑖𝑡) (61) 
 
Consequently, the signal 𝑆𝑜𝑢𝑡(𝑡) can be derived as ∑ 𝐴𝐷𝐸𝑀𝑂𝐷𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡) ∗
4
𝑖=1
𝑝𝑖(𝑡). If we denote 𝑦𝑖(𝑡) = 𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡) ∗ 𝑝𝑖(𝑡), then 𝑦𝑖(𝑡) can be written as shown in 
Eq. 62. 
𝑦𝑖(𝑡) = 𝑀𝑖𝑆𝑖𝑛(𝜔𝑀𝑂𝐷𝑖𝑡 + 𝜙𝑖)𝑆𝑖𝑛(𝜔𝐵𝐵𝑖𝑡)𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡) 
𝑤ℎ𝑒𝑟𝑒 𝑀𝑖 = 𝐺𝑖𝐴𝑀𝑂𝐷𝑖𝐴𝐵𝐵𝑖𝐴𝐷𝐸𝑀𝑂𝐷 𝐺𝑖: 𝑝𝑎𝑡ℎ 𝑔𝑎𝑖𝑛 𝑜𝑓 𝑖
𝑡ℎ 𝑐ℎ𝑎𝑖𝑛 
(62) 
This further simplifies to  𝑦𝑖(𝑡) as shown in Eq.  63 which can be further reduced to 
the form shown in Eq. 64. 
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𝑦𝑖(𝑡) = 0.5𝑀𝑖{𝑐𝑜𝑠(𝜔𝑀𝑂𝐷𝑖𝑡 − 𝜔𝐵𝐵𝑖𝑡 + 𝜙𝑖) −  
                         𝑐𝑜𝑠(𝜔𝑀𝑂𝐷𝑖𝑡 + 𝜔𝐵𝐵𝑖𝑡 + 𝜙𝑖)}sin (ωDEMOD𝑡) 
(63) 
𝑦𝑖(𝑡) = 0.25𝑀𝑖{𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡 + 𝜔𝑀𝑂𝐷𝑖𝑡 − 𝜔𝐵𝐵𝑖𝑡 + 𝜙𝑖) 
                            +𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡 − 𝜔𝑀𝑂𝐷𝑖𝑡 + 𝜔𝐵𝐵𝑖𝑡 − 𝜙𝑖) 
                           −𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡 + 𝜔𝑀𝑂𝐷𝑖𝑡 + 𝜔𝐵𝐵𝑖𝑡 + 𝜙𝑖)  
                           −𝑆𝑖𝑛(𝜔𝐷𝐸𝑀𝑂𝐷𝑡 − 𝜔𝑀𝑂𝐷𝑖𝑡 − 𝜔𝐵𝐵𝑖𝑡 − 𝜙𝑖)} 
(64) 
Removing high frequency components from Eq. 64 we get Eq. 65. 
𝑦𝑖(𝑡) = 0.25𝑀𝑖{𝑆𝑖𝑛((𝜔𝐷𝐸𝑀𝑂𝐷 − 𝜔𝑀𝑂𝐷𝑖 + 𝜔𝐵𝐵𝑖)𝑡 − 𝜙𝑖) 
                          −𝑆𝑖𝑛((𝜔𝐷𝐸𝑀𝑂𝐷 − 𝜔𝑀𝑂𝐷𝑖 − 𝜔𝐵𝐵𝑖)𝑡 − 𝜙𝑖)}  
(65) 
If we choose  (𝜔𝐷𝐸𝑀𝑂𝐷 − 𝜔𝑀𝑂𝐷𝑖) = 𝜔𝐵𝐵𝑖 then Eq. 65 reduces to Eq. 66. The 
frequencies 𝜔𝑀𝑂𝐷𝑖 and 𝜔𝐵𝐵𝑖 within the external test instrumentation are selected 
appropriately to meet this condition. 
𝑦𝑖(𝑡) = 0.25𝑀𝑖{𝑆𝑖𝑛(2𝜔𝐵𝐵𝑖𝑡 − 𝜙𝑖) − 𝑆𝑖𝑛(−𝜙𝑖)}   (66) 
Removing DC parts from Eq. 66 we get Eq.  67 (low pass filters present in the circuit 
remove DC components). 
𝑦𝑖(𝑡) = 0.25𝑀𝑖𝑆𝑖𝑛(2𝜔𝐵𝐵𝑖𝑡 − 𝜙𝑖) (67) 
Eq. 67 above, depicts the received signal for a single antenna chain. The combined 
signal corresponding to all four antenna chains of Figure 73, is given by Eq. 68. 








For gain measurement, even in the presence of high non-linearity and asymmetric 
phase shifts in the different RF chains, the received signal amplitudes are very accurate. 
However, phase measurement suffers from FFT quantization error. The FFT provides a 
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very good guess of the respective phase differences between the various chains of the 
receiver but accurate phase estimation requires further steps as discussed below. 
By selecting the test input frequencies judiciously, high frequency amplitude 
distortion and phase shift of the carrier is transferred to low frequency components. 
Consequently, the zero crossing points of the tones concerned can be measured with timing 
sensitivity enhanced by the ratio of the LO (carrier) frequency to the frequency of the 
baseband tone. This allows sub-degree RF chain phase shift measurements with high 
accuracy. From Eq. 68, it is apparent that the received baseband signal frequencies are 
known. Amplitudes (𝐴𝑖) and phases (𝜙𝑖) of the input baseband signals are distorted by the 
RF circuits. 𝑆𝑟𝑒𝑐𝑜𝑛𝑠𝑡𝑟𝑢𝑐𝑡𝑒𝑑 (shown in Eq. 69) is the reconstructed signal in the baseband 
where frequencies (𝜔𝐵𝐵𝑖) are known, while the amplitudes (𝐴𝑖) and phases (𝜙𝑖) are 
unknown (variables).  The problem is to generate accurate estimates of the unknown 
variables above. 
𝑆𝑅𝐸𝐶𝑂𝑁𝑆𝑇𝑅𝑈𝐶𝑇𝐸𝐷(𝑡) =  {𝐴1𝑆𝑖𝑛(2𝜔𝐵𝐵1𝑡 − 𝜙1) 
                                        + 𝐴2𝑆𝑖𝑛(2𝜔𝐵𝐵2𝑡 − 𝜙2) 
                                         + 𝐴3𝑆𝑖𝑛(2𝜔𝐵𝐵3𝑡 − 𝜙3)  
                                         + 𝐴4𝑆𝑖𝑛(2𝜔𝐵𝐵4𝑡 − 𝜙4)} 
(69) 
A rough estimate of 𝐴𝑖 and 𝜙𝑖 is obtained by taking the FFT of the received signal. 
A simple signal reconstruction based optimization as shown in Eq. 69 is used to tune the 
values 𝐴𝑖 and 𝜙𝑖, until the time-domain waveform (𝑆𝑟𝑒𝑐𝑜𝑛𝑠𝑡𝑟𝑢𝑐𝑡𝑒𝑑) corresponding to 
specified values of the same matches the digitized waveform at the output of the ADC of 
Figure 73 (𝑆𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑑). This further improves the resolution of amplitude and phase 
measurement. The optimization problem is stated as: 
 122 
𝑚𝑖𝑛𝑖𝑚𝑖𝑧𝑒  | 𝑆𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑑(𝑡) − 𝑆𝑟𝑒𝑐𝑜𝑛𝑠𝑡𝑟𝑢𝑐𝑡𝑒𝑑(𝑡) |  s.t.  
 𝐿𝑚𝐴𝑖
𝐹𝐹𝑇 < 𝐴𝑖 < 𝑈𝑚𝐴𝑖
𝐹𝐹𝑇 
𝜙𝑖
𝐹𝐹𝑇 − 𝜙𝑚 < 𝜙𝑖 < 𝜙𝑖
𝐹𝐹𝑇 + 𝜙𝑚    𝑓𝑜𝑟  𝑖 = 1,2,3,4     
(70) 
where 𝐴𝑖
𝐹𝐹𝑇  is the amplitude of  the ith channel baseband signal from the FFT,  
𝜙𝑖
𝐹𝐹𝑇  is the phase of the ith channel baseband signal from the FFT,   𝐿𝑚𝐴𝑖
𝐹𝐹𝑇   and 
 𝑈𝑚𝐴𝑖
𝐹𝐹𝑇  are lower  and upper search limits of the ith channel signal amplitude and  
𝜙𝑚 is the allowed search margin from the measured phase. In this work, we assume  
𝜙𝑚 = 5
𝑂 𝐿𝑚 = 0.9 and 𝑈𝑚 = 1.1. 
 
The problem above, described in Eq. 70, is solved by an interior point trust region 
gradient descent optimizer [112] (fmincon function of Matlab is used ). As the search space 
is narrowed by apriori FFT measurements, the optimization converges to minima rapidly. 
We have performed this optimization with various initial seed solutions and found that the 
optimizer always finds the same solution. This points to the objective function being locally 
convex within the algorithm search space. 
 
We conducted an experiment in which we arbitrarily set the phase tuning knobs of 
the receiver chains. First we measured the gain and phase difference of each chain 
independently. This serves as the golden reference for comparison against the respective 
values determined by our algorithm. Then we measured gain and phase difference 
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concurrently for all chains using the procedure described above. The accuracy of the 
proposed concurrent phase and gain measurement algorithm is shown in Table 23.  
 
Table 23: Measurement accuracy 





FFT  FFT and Optimization 
Channel 1  
 
𝐴 0.126 0.122    0.124   
𝜙 5.260 5.200 5.190 
Channel 2  
 
𝐴 0.126 0.106     0.128   
𝜙 23.30 26.01 23.35 
Channel 3  
 
𝐴 0.126 0.106     0.128   
𝜙 48.37 68.20 48.26 
Channel 4  
 
𝐴 0.126 0.106 0.128 
𝜙 69.54 67.78 69.53 
 
5.5 Parallel Testing of RF Chain Non-idealities 
5.5.1 Testing for Distortion Effects 
In this section, we discuss concurrent measurement of non-linearity related 
parameter (IIP3, P1dB, and IIP2) across all RF chains. If we apply a two-tone (𝑓𝑖1 𝑎𝑛𝑑 𝑓𝑖2) 
modulated stimulus 𝑆𝑖𝑛
𝑖 (𝑡) to the 𝑖𝑡ℎ RF chain with amplitude 𝐴𝑖𝑛
𝑖  (as shown in Eq. 71), the 
fundamental and intermodulation tones at the output of the mixer (after demodulation) are 
as shown in Figure 75. The 3rd order intermodulation terms (2𝑓1 − 𝑓2  𝑎𝑛𝑑 2𝑓2 − 𝑓1) result 
from gain compression and the 2nd order intermodulation terms are caused by mixer  
spurious response [44]. 
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𝑆𝑖𝑛
𝑖 (𝑡) = {𝐴𝑖𝑛
𝑖 𝑠𝑖𝑛(2𝜋𝑓𝑖1𝑡) + 𝐴𝑖𝑛





Figure 75: Applied two tone and intermodulation tones 
 
The FFT of the demodulated output signal provides the amplitude and phase of each 
frequency component (shown in Figure 75). From FFT measurement, the IIP3 of the 











Let us assume 𝛼1
𝑖  and 𝛼3
𝑖  are the gain and 3rd order intermodulation coefficients of 
channel i. The IIP3 and P1dB values in terms of 𝛼1 and 𝛼3 are given in Eq. 74 and Eq. 75 
respectively. From gain and IIP3 measurement, 𝛼1 and 𝛼3  of the channel can be extracted 
















If the intermodulation and fundamental tones of the two-tone stimulus applied to 
each RF chain do not overlap, then the FFT of the demodulated signal can be used to 
determine all the channel non-linearity parameters concurrently. However, this requires 
test signals across a wide frequency band proportional to the number of chains being tested 
concurrently and limits test efficiency for massive-MIMO systems with large numbers of 
parallel RF chains. To resolve this, we propose a “frequency-efficient” parallel testing 
approach which does not require such frequency separation (i.e. some intermodulation 
tones corresponding to different RF chains can overlap). This is described next.  
 
5.5.2 Frequency Efficient Parallel Testing 
Consider the 𝑖𝑡ℎ RF chain of  Figure 73, for which the large signal representation of 
𝑦𝑖(𝑡) is given by Eq. 76. We assume that the phase 𝜙𝑖 of the chain is determined using 
small signal analysis of 𝑦𝑖(𝑡)  as described earlier in Eq. 62- 68.  The frequencies and 
phases of all the tones generated in the output 𝑦𝑖(𝑡)  (given by Eq. 76) corresponding to 
the 𝑖𝑡ℎ RF chain, due to nonlinearities in the chain after filtering out all the high frequency 
components are given in Table 25 (we assume up to 3rd order nonlinearity in the RF chain). 
In Eq. 76, (𝛼1𝑖, 𝛼2𝑖 , 𝛼3𝑖, 𝛽1𝑖, 𝛽2𝑖) define the gain and intermodulation coefficients of the 𝑖
𝑡ℎ 
RF chain.  
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𝑦𝑖(𝑡) = (𝛼1𝑖𝑆𝑖𝑛
𝑖 (𝑡) + +𝛼3𝑖𝑆𝑖𝑛
𝑖 3(𝑡))(𝛽1𝑖𝑆𝐿𝑂 + 𝛽2𝑖𝑆𝐿𝑂
2 ) 
𝑆𝐿𝑂 = 𝑠𝑖𝑛(2𝜋𝑓𝐷𝐸𝑀𝑂𝐷𝑡) 
(76) 
Assume k RF chains are testing in parallel with the 𝑖𝑡ℎ chain stimulated with two 
tones at two orthogonal frequencies: (2𝑖 − 1)𝑓and 2𝑖𝑓, 1 ≤ 𝑖 ≤ 𝑘, respectively. Table 24 
gives all the frequencies generated due to nonlinearities in the 𝑖𝑡ℎ RF chain due to the 
stimulus described above (Eq. 71). In  Table 24, f is the lowest frequency tone over all the 
RF chains. The problem is to calculate the amplitude of each tone generated by the 
nonlinearities in each RF chain (given in columns 3-7 of  Table 24) given i) the combined 
amplitude and phase of the tones produced by each RF chain (𝑦𝑖(𝑡)  in Eq. 76), ii) the 
amplitudes of test tones applied and the phases of (see Table 25) corresponding 
intermodulation terms to each RF chain.  
We first show that the individual amplitudes A1 and A2 of two tones can be 
computed if their combined amplitude A, phase 𝜙 and individual phases 𝜙1 and 𝜙2 are 
known. This is shown in Eq. 77 and Eq.  78 resulting in two equations that can be solved 
uniquely for the two variables A1 and A2.  
𝐴𝑠𝑖𝑛(2𝜋𝑓𝑡 + 𝜙) = 𝐴1 sin(2𝜋𝑓𝑡 + 𝜙1) + 𝐴2sin (2𝜋𝑓𝑡 + 𝜙2) 
= √(𝐴1
2 + 𝐴2
























Figure 76: Frequency overlap Venn diagram 
 
 
Table 24: Frequency components at the receiver output in presence of 2nd and 3rd 
order distortions 
channel Col 1 Col 2 Col 3 Col 4 Col 5 Col 6 Col 7 
𝑓1 𝑓2 𝑓1 + 𝑓2 2𝑓1 2𝑓2 2𝑓1 − 𝑓2 2𝑓2 − 𝑓1 
1 1 2 3 2 4 0 3 
2 3 4 7 6 8 2 5 
3 5 6 11 10 12 4 7 
4 7 8 15 14 16 6 9 
5 9 10 19 18 20 8 11 
6 11 12 23 22 24 10 13 
… .. .. .. .. .. .. .. 
k 2k-1 2k 4k-1 4k-2 4k 2k-2 2k+1 
 
It is seen (see Figure 76) that for every frequency generated in Table 24, there are 
contributions from at most 3 RF chains, one of which is a fundamental tone applied to an 
RF chain (whose amplitude is known). The frequencies in columns 1,3 and 7 of  Table 24, 
are always odd. So, any odd frequency overlap from three channels will always have 
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column 1 frequency (fundamental) component. Frequencies in column 2,4,5,6 are always 
even. Frequencies in column 4 and 5 are mutually exclusive, they cannot overlap. For any 
integer value of k1 and k2, 4k1-2 and 4k2 will never overlap. So, for even frequencies also, 
frequency overlap from three channels will always have column 2 frequency (fundamental) 
component. For example, the frequency 4f consist of an input tone (fundamental) to RF 
chain 2, is produced by the 2f2 component of RF chain 1 and produced by the 2f2-f1 
component of RF chain 3. Hence, the amplitude and phase of the measured tone at 
frequency 4f will consist of the summation of all three tones as described above. If a single 
frequency in  Table 24 corresponds to two generated tones, the individual amplitudes of 
the two tones can be computed using Eq. 77 and Eq.  78. If a single frequency of Table 24 
corresponds to three tones and if one of the tones is an input frequency (fundamental) to 
an RF chain, then the amplitudes of the remaining two non-fundamental tones can be 
calculated by applying Eq. 77 and Eq.  78  in two steps: (a) Calculate 𝐴𝑚 and 𝜙𝑚 
from𝐴𝑠𝑖𝑛(2𝜋𝑓𝑡 + 𝜙) = 𝐴𝑚 𝑠𝑖𝑛(2𝜋𝑓𝑡 + 𝜙𝑚) + 𝐴𝑖𝑛
𝑖 𝑠𝑖𝑛 (2𝜋𝑓𝑡 + 𝜙0),  where 
𝐴𝑖𝑛
i sin (2𝜋𝑓𝑡 + 𝜙0) is the input tone (fundamental) to the i’th RF chain concerned and (b) 
Calculate A1 and A2 from  
𝐴𝑚𝑠𝑖𝑛(2𝜋𝑓𝑡 + 𝜙𝑚) = 𝐴1 sin(2𝜋𝑓𝑡 + 𝜙1) + 𝐴2sin (2𝜋𝑓𝑡 + 𝜙2). Once the amplitudes of 
all the tones corresponding to the k RF chains of Table3 are computed, the IIP2, IIP3 and 









2𝑓1 − 𝑓2 𝜙𝑖 + 𝜋 
2𝑓2 − 𝑓1 𝜙𝑖 + 𝜋 













Accuracy of FFT based measurement depends on sampling rate of the acquired 
signal. For a given ADC sampling rate (see Figure 73), there is a frequency difference limit 
on adjacent two tones to be accurately detected by FFT. Hence number of frequency bins 
in a given baseband bandwidth is limited. How many frequency bins are available for 
testing in a given band can be found by drawing analogy with available sub-carriers in an 
OFDM band. A 20MHz OFDM band has total 64 sub-carriers, among which 52 are 
available for data transmission [113]. So 𝛿𝑓 = 0.3125𝑀𝐻𝑧 is sufficient to distinguish two 
adjacent tones. Using the above information, Bandwidth savings for the proposed scheme 
over the non-overlapping scheme is shown in Figure 77. For 16 channels 20MHz is 
sufficient for the proposed scheme, whereas a 57.5MHz bandwidth is required for non-









5.6 Mapping of Test Results to EVM 
In the previous section, we have shown how to measure all the RF impairments of 
all the chains concurrently form two tests. In this section, we will briefly discuss the model 
to translate RF impairments to EVM and SINR. EVM, SINR and power are the system 
level metrics used to quantify the performance of a RF system. Tuning SISO RF systems 
based on EVM is shown in [114]. As these tuning processes are run for multiple iterations 
and evaluating EVM is time consuming, post manufacture tuning based on EVM is not 
suitable from cost perspective. In [111] the authors developed an analytical model of EVM 
based on AM to AM, AM to PM,IQ mismatch and IIP3 of an OFDM transmitter. In [110] 
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the authors have developed a regression based EVM prediction model based on static and 
dynamic RF impairments. In this work, we have adopted the idea of EVM and SINR 
prediction from RF impairments and tune for RF impairments which is essentially tuning 
for EVM and SINR. RF impairments we have used to model our RF system are gain, phase, 
non-linearity, IQ mismatch and LO feed through. As in beamforming MIMO, we have 
100’s of tuning bits, relationship between each tuning bit and EVM is complicated and 
there is aliasing among tuning bits which makes tuning optimization intractable. On the 
contrary relationship of tuning bits to RF impairments are modular, for example tuning bits 
to tune gain and IIP3 of the LNA is independent of phase in phase shifter. For reliable 
MIMO transmission space time block coding [115] is used. EVM of a MIMO system 
generally points to combined EVM of all the MIMO channels. In manufacturing tuning 
individual EVM requirements of a MIMO channel can be evaluated from combined EVM 
requirement [109]. Here EVM model shown below is for single beam forming MIMO 
channel (multiple beamforming chains). 
5.6.1 EVM model 
A symbol 𝑆 and its modulated version 𝑆𝑚𝑜𝑑 are shown in Eq.  79 and 80 
respectively. 
𝑆 = 𝐼 + 𝑗𝑄    (79) 
𝑆𝑚𝑜𝑑 = 𝐼𝑠𝑖𝑛(2𝜋𝑓𝑡) + 𝑄𝑐𝑜𝑠(2𝜋𝑓𝑡) = 𝐴𝑠𝑖𝑛(2𝜋𝑓𝑡 + 𝜓)  
𝑤ℎ𝑒𝑟𝑒 𝐴 = √(𝐼2 + 𝑄2)   𝑎𝑛𝑑 𝑡𝑎𝑛𝜓 = 𝑄/𝐼 
(80) 
After phase compensation (phase shifting in the receiver chain)  𝑆𝑚𝑜𝑑 becomes 𝑆𝑝 
(shown in Eq. 81) 
𝑆𝑝
𝑖 = 𝐴𝑠𝑖𝑛(2𝜋𝑓𝑡 + 𝜓 + 𝜙𝑖)  (81) 
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Non-linearity of the LNA transform 𝑆𝑝 to 𝑆𝑛 (Eq. 82). Signals are summed at the 
adder (Eq. 83). 
𝑆𝑛
𝑖 = 𝛼1
𝑖 𝑆𝑝 + 𝛼3
𝑖 𝑆𝑝
3 (82) 
𝑆𝑠𝑢𝑚 = ∑ 𝑆𝑛
𝑖  
(83) 
After demodulation and low pass filtering the summed signal, received symbol is 
obtained (Eq. 84 and 85). 








𝑤ℎ𝑒𝑟𝑒 𝐿𝑂𝐼 = sin(2𝜋𝑓𝑡) 𝑎𝑛𝑑 𝐿𝑂𝑄 = cos (2𝜋𝑓𝑡) 
(84) 
𝑆𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑑 = 𝐼𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑑 + 𝑗𝑄𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑑    (85) 
EVM definition is given in Eq. 86. 
𝐸𝑉𝑀 = 100 ∗
√1
𝑁









5.6.2 SINR model 
Array factor of a beamforming system is defined in Eq. 87. In this work 
𝜙𝑖𝑛𝑡𝑒𝑟𝑓𝑒𝑟𝑒𝑛𝑐𝑒 = 𝜙𝑖𝑛 + 30
𝑂 is considered. SINR is defined in Eq. 88.  







𝜙𝑖𝑛: 𝐼𝑛𝑝𝑢𝑡 𝑠𝑖𝑔𝑛𝑎𝑙 𝑝ℎ𝑎𝑠𝑒 𝜙𝑃𝑆: 𝑝ℎ𝑎𝑠𝑒 𝑠ℎ𝑖𝑓𝑡 𝑖𝑛 𝑡ℎ𝑒 𝑐ℎ𝑎𝑖𝑛  










5.7 Test Data Driven Parallel Tuning 
As the tuning is learning assisted, first we need to build a model from known 
devices to assist tuning in the later stage.  In order to create an efficient learning model, we 
need to sample devices from diverse process corners. The sampling technique to be used 
for device selection is described below. 
5.7.1 Device selection criteria for software model 
We assume that all the process parameters are normally distributed and the joint 
probability density function (pdf) of the process parameters is given by Eq. 89, below. 




exp (−(𝑥 − 𝜇)𝑇Σ−1(𝑥 − 𝜇)) 
𝑤ℎ𝑒𝑟𝑒 𝑥1, 𝑥2, … . 𝑥𝑛 𝑎𝑟𝑒 𝑛 𝑝𝑟𝑜𝑐𝑒𝑠𝑠 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
𝜇 = [𝜇1 𝜇2 … 𝜇𝑛] 𝑚𝑒𝑎𝑛 𝑜𝑓 𝑝𝑟𝑜𝑐𝑒𝑠𝑠 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
Σ 𝑖𝑠 𝑐𝑜𝑣𝑎𝑟𝑖𝑎𝑛𝑐𝑒 𝑚𝑎𝑡𝑟𝑖𝑥 𝑜𝑓 𝑝𝑟𝑜𝑐𝑒𝑠𝑠 𝑝𝑎𝑟𝑎𝑚𝑒𝑡𝑒𝑟𝑠 
(89) 
To create device instances corresponding to diverse process corners, a simple 
strategy is to generate devices by sampling the joint probability density function described 
by Eq. 89. However, this creates a large number of device instances centered around the 
mean of the joint pdf above.  For model learning to be effective, we need instead many 
devices around the test specification acceptance boundaries of the DUT.  To force this bias, 
we generate device instances using a uniform distribution of the process parameters as 
shown in Figure 78, bounded by its 3𝜎 limits. For every sampled device from the uniform 
sample space a weight is associated which is a measure of the probability of the device 
instance being generated if the process space was sampled from the joint normal 
distribution (Eq. 89). For a single process variable, this measure is the area under the 
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normal curve around the sampled point (an example is shown in Figure 78 for x=-1). If the 
sampled device corresponds to the process parameters  (𝑥1
′ , 𝑥2
′ , … . , 𝑥𝑛
′ ) the corresponding 
weight w for the corresponding device instance is given by Eq. 90. 
𝑤 = ∭ 𝑓(𝑥1
′ , 𝑥2
′ , … . , 𝑥𝑛
′ )𝑑𝑥1𝑑𝑥2 … . 𝑑𝑥𝑛  
𝑥1=𝑥1













Figure 78: Probability weight for single variable 
To ensure that device instances are selected from diverse process corners, a large 
number N of device instances are sampled as per the uniform process parameter 
distribution of Figure 3. Only a limited number M of N device instances are used. To select 
such M of N devices, first K random transient stimuli are generated. Subsequently, each of 
the N devices is stimulated by the K random test patterns. Consequently, every device 
instance is associated with K response vectors corresponding to time-sampled values of the 
response waveform. The distance 𝑑𝑖𝑗  between any two response vectors 𝑅𝑖 and 𝑅𝑗 
corresponding to different devices i and j is given by the L2 norm of 𝑅𝑖 and 𝑅𝑗(Eq. 91). 
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The distance between two device instances i and j, D(i,j) is defined to be the largest distance 
across all the K random test stimuli (Eq. 92). To identify the M devices out of N, K-means 
clustering is performed to cluster the N devices into M clusters in such a way that the mean 










𝐷(𝑖, 𝑗) = max  𝑑𝑖𝑗
𝑘  
𝑤ℎ𝑒𝑟𝑒 𝑑𝑖𝑗
𝑘  𝑖𝑠 𝑡ℎ𝑒 𝑑𝑖𝑠𝑡𝑎𝑛𝑐𝑒 𝑏𝑒𝑡𝑤𝑒𝑒𝑛 𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒 𝑣𝑒𝑐𝑡𝑜𝑟𝑠 
 𝑅𝑖𝑎𝑛𝑑 𝑅𝑗𝑓𝑜𝑟 𝑘
𝑡ℎ 𝑠𝑡𝑖𝑚𝑢𝑙𝑢𝑠  
(92) 
The last step of the procedure consists of picking one device instance from each 
cluster to generate the M devices. Let L be the vector of test specification limits for each 
of the test specifications of the DUT and let Lu be the corresponding vector of test 
specification values for the u’th device instance. We determine the device u in each cluster 
with the smallest norm ||L-Lu|| (this is the device that is closest to the test acceptance limits 
of the DUT).  When two or more devices have similar values of ||L-Lu||, the device with 
the higher weight w, defined by Eq. 90 is selected from the cluster of device instances.  









N: Number of randomly generated devices; 
M: Number of devices to be selected. 
Generate K random transient test stimuli; 
Simulate all N device instances and capture response signatures 
corresponding to all K stimuli for each device; 
For all pairs of devices i, j,  compute the distance D(i,j); 
Use k-means clustering algorithm to partition the devices into M clusters: 
Pick one device from each cluster based on its distance from the test 




5.7.2 Device Selection Criteria for Manufactured Hardware Devices: 
For manufactured ICs, the process parameter values are not known. Only transient 
response is available from the devices. Similar clustering algorithm (shown in Table 26) is 
adopted here, conflicts are resolved by randomly choosing any one of the candidate 
devices. 
5.7.3 Two Stage Tuning Methodology 
In this section, we will describe a learning based process corner identification 
technique to be used in mimo system tuning. As shown in Figure 80, using the algorithm 
described in previous section devices are sampled from population of devices. These 
sampled devices are fully characterized (for all tuning knob settings) using the 
characterization technique described earlier. These devices are tuned using the fully 
characterized surface plot of performance and tuning knobs. In production testing phase, it 
is impractical to tune all the devices using their fully characterized surface plot, as 
generating these surface plots (performance versus knob settings) takes long time, 
especially for architectures with large number of tuning bits. In this work, we envisioned 
to split the tuning into two phases (see Figure 79), crude tuning (quickly setting the higher 
order control bits) and fine tuning (setting the lower order tuning bits). While fine tuning 
takes care of inter die variation, coarse tuning accounts for intra die process variation. 
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Find a similar device 
(already characterized 
and tuned)
Step 1 Step 2
Quickly setting crude 
tuning knob using settings 
of a similar device  
Fine knob setting for 
further optimizing the 
performance 
Coarse tuning knob 
settings are replicated
Fine tuning knobs are 
set using optimization  
Figure 79: Two step tuning  



















Figure 80: Process corner identification and first cut tuning (setting coarse 
bits from a similar device) 
Coarse tuning procedure is pictorially shown in Figure 80 and briefly described in 
Table 27. 
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Table 27: First cut coarse tuning steps 
Step 1: select representative 
devices from population  
Representative devices are selected from pool of 
available devices.  
(a)In simulation stage Monte Carlo sampling on 
process parameters will create different process corner 
devices. 
(b)In post-production stage representative devices are 
so selected that each produces a unique signature. 
(Details of this algorithm is given in Table 26) 
Step 2: Characterizing and 
tuning representative 
devices. 
These representative devices will be characterized and 
tuned manually for minimizing power and maximizing 
EVM and SINR. 
Step 3: Stimulus generation Based on these sampled devices a stimulus generation 
program a framed so that these device responses are 
maximally separated. 
Step 4: Classification rule 
forming 
Based on the above stimulus and device responses, a 
PNN is trained for classification purpose.  
Step 5: tuning new device The stimulus from step 3 is applied, response is 
captured and using the PNN formed in step 4, the new 
device is classified into one of the process corner 
devices. All the coarse bits of the phase gain and non-
linearity controllers of the RF system will be replicated 
from the already tuned similar device. 
In Figure 80 we have shown that a stimulus is used to generate classification rules 
based on sampled devices and the same stimulus is used to excite a DUT to classify it based 
on the previously formed classification rules. Now we will describe the algorithm to 
synthesize that stimulus.   
Baseband bandwidth
 
Figure 81: Baseband spectrum 
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We choose n number of frequency bins from the baseband bandwidth such that 
adjacent bins are equidistant from each other (as shown in Figure 81). An optimum 
stimulus is a combination of judiciously selected frequencies from the above said bins, 
such that the response corresponding to the stimulus is maximally sensitive to process 
parameter perturbation.  Genetic algorithm was used to synthesize such a stimulus from a 
pool of candidate stimulus (as shown in Eq. 93). 








𝑤ℎ𝑒𝑟𝑒 𝑘: 𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑎𝑡𝑖𝑜𝑛 𝑓𝑎𝑐𝑡𝑜𝑟, 𝐼 ∈ {0,1}  , 𝐴 ∈ [0,1]  
(93) 
 
5.7.3.2 Fine Tuning Procedure 
After finding a similar device and replicating the coarse tuning bits from it, surface 
plots (fine tuning knob vs RF impairments) around that chosen coarse tuning position are 
used in fine tuning procedure (as shown in Figure 82). These surface plots are not accurate 
as they are coming from a similar device not from the exact device under test. Had the 
surface plots been available for the DUT, it would have been one shot tuning (all the tuning 
knobs are set in one iteration). These surface plots provide the gradient in the gradient 
based search process and thereby guide the search process. At every iteration in the search 
process the RF impairments are measured using the techniques described earlier and using 
the models EVM and SINR are predicted. Iteration steps are shown in Table 28. Phase 
mismatch has the largest effect on EVM and SINR so we tune phase first. Then we tune 
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for gain and non-linearity and again tune for phase as step 2 and 3 changes phase to some 
extent. 
Surface plots of similar device











Figure 82: Fine tuning procedure  
 
Table 28: Fine tuning steps 







Step 2: tune VGA’s Tune VGA’s so that gain of every chain is 
identical  




𝑤ℎ𝑒𝑟𝑒 𝑔𝑁: 𝑔𝑎𝑖𝑛 𝑜𝑓 𝑁𝑡ℎ 𝑐ℎ𝑎𝑖𝑛  
Step 3: tune LNA & 
Mixer 
Tune LNA and Mixer to improve linearity 
Step 4:  Repeat step 1 , tune for phase  
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5.8 Experimental Results 
Following the sampling criteria mentioned in previous section process parameters 
(vth,tox,W,L) were varied (+- 15%) to create process varied devices. We created 2000 
devices, 1000 devices are used in model building and rest 1000 devices are used as 
unknown DUTs to be tuned. Optimized stimulus for coarse tuning and similar device 
prediction is shown in Figure 83.  
 
Figure 83: Optimized stimulus 
Surface plot of phase shifter and VGA (for an individual receiver chain) w.r.t 
controlling digital bits are shown in Figure 84 and Figure 85 respectively. 
 
Figure 84: Phase and gain plots for a characterized phase shifter 
 142 
 
Figure 85: Phase and gain plots for a characterized VGA 
 
Figure 86 : Distribution of devices before and after tuning 
Efficacy of the above-mentioned tuning procedure is shown by an experiment 
where we take 1000 beamforming mimo receivers from diverse process corners and tune 
them. Acceptance boundary for EVM and SINR are set at 5% and 8dB respectively. 
Distribution of devices and corresponding yield loss are shown in Figure 86. Yield is 
improved from 11% to 89% after tuning. Total number of tuning bits per beamforming 
chain is 32 (VGA: 8 LNA: 8 Phase Shifter: 16). 4 chain beamforming receiver will have 
128 tuning bits, and 2x2 MIMO beamforming receiver will have 256 tuning bits. The 
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authors are not aware of any other state of the art tuning methodology where such a huge 
number of tuning bits are set concurrently. The whole optimization process takes 2-3ms in 
MATLAB. 
5.9 Conclusions and Future Work 
In this work the authors have shown a novel on chip parallel frequency efficient 
testing procedure for MIMO beamforming systems. All the chains of the beamforming 
systems can be tested and tuned concurrently, leads to significant savings in manufacturing 
testing time of MIMO 5g systems. In this work the authors have demonstrated the testing 
and tuning methodology for MIMO receiver, in future the authors would like to extend the 
procedure to MIMO transmitters. 
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CHAPTER 6. DESIGN OF ANALOG PHYSICALLY 
UNCLONABLE FUNCTION FOR SECURE COMPUTATION AND 
IC AUTHENTICATION 
6.1 Introduction 
Secure computing in insecure environment has emerged as one of the major 
research topics in the recent past. With the advent of cloud computing, Internet of Things 
(IOTs), and proliferation of smart computing devices (smart phones, tablets, smart TVs, 
game-consoles, e-readers etc.), the security of smart devices has become a major concern 
as a majority of these smart devices are operated in insecure environment. Until recently, 
security concerns were mainly handled in software. Hardware enforced security offer better 
protection than software only solutions [116]. Physically Unclonable Functions (PUFs) 
have emerged as one of the major hardware security primitives in recent times.  
6.1.1 Current and Future Applications of PUF in Security: 
The use of smart cards at present is ubiquitous. From banking and  
telecommunication applications, it has now forayed into electronic passports, electronic 
IDs, anti-counterfeiting devices, smart grid applications and many more [117].  Storing an 
authentication key inside smart card IC, makes smart cards and NFC enabled 
communication (electronic wallet) vulnerable to security threats. Generating keys on the 
fly by a PUF is heavily used in today’s smart card and radio frequency identification 
(RFID) tag applications [118]. In the future PUF will likely also be used to protect external 
memory [117]. With the advancement of the Internet of Things (IOTs) and cloud 
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computing, the need for hardware device authentication and data encrypting/decrypting is 
extremely large. PUFs are an excellent fit for generating and hiding the authentication 
signature or cryptographic key for IOT and cloud computing. Low cost implementation of 
PUFs will make it a strong contender for next generation bar code. PUFs can also be used 
in software licensing, replacing hardware dongles used now a days [119].  
Physical one way functions (POWF) [120]  and physical random function [121] were 
precursors to Physically Unclonable Functions. Operation of PUFs is predicated on any 
physical parameter that varies randomly in IC manufacturing. The reported physical 
parameters that have been exploited to build PUFs are as follows: 1) delay of logic paths 
(arbiter, ring oscillator PUF) [122], 2) SRAM start-up behavior (SRAM PUF) [97], 3) 
glitches in digital circuitry (Glitch PUF) [123], 4) Sub-threshold transistor current 
fluctuation due to threshold voltage variation [124], 5) matrix material doped with random 
dielectric particles (coating PUF) [125], 6) cross coupled circuit elements (Butterfly PUF) 
[126], 7) power distribution system equivalent resistance variation [127]. Due to random 
dopant fluctuation (RDF), threshold voltage of a transistor shows spatially uncorrelated 
variability [128, 129]. In the sub-threshold region of operation current and threshold 
voltage of a transistor are exponentially related (random variability is exponentially 
multiplied). In this work we will exploit the above mentioned variability in a differential 
amplifier operating in subthreshold region to build the PUF.  
The key benefits of the proposed PUF design are as follows: 
1) Uniqueness of the designed PUF is better than that of an arbiter based PUF 
by a factor of 2X. 
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2) Reliability of the designed PUF is comparable to that of an arbiter based PUF. 
3) Reverse engineering of the designed PUF is extremely difficult. (model 
building machine learning attack) 
4) An infinite number of challenge response pairs (CRPs) can be formed for the 
proposed PUF, making it a strong PUF. 
The remaining part of the chapter is arranged as follows: The proposed PUF 
architectures and operation is explained in section 6.2. Source of randomness (spatial and 
temporal) is explained in section 6.3. A brief overview of key generation and IC 
authentication using PUF is given in section 6.4. Challenge engineering concepts for 
generating suitable challenge response pairs are discussed in section 0. Simulation results, 
corroborating the idea proposed in this work are shown in section 6.6. Analog PUF 
performance metric for comparison among various analog structures is proposed in section 
6.7. How the proposed analog PUFs (described in section 6.2) can be modified and used 


















Figure 87: Signature generation by an analog PUF 
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6.2 PUF Architecture and Operation 
 












Figure 89: PUF architecture 2 (sub-threshold differential amplifier) 
The proposed PUF architectures are shown in Figure 88 and Figure 89 . In 
architecture 1, the basic functional block is a push pull amplifier while in architecture 2, 
the basic functional block is a differential amplifier operated in sub-threshold region. 
Though the PUF operation is implemented by an analog circuit, its input and output are 
digital, so that it can be used in conventional PUF applications for key generation and IC 
authentication, without much change in peripheral circuitry (see Figure 87). Weak PUFs 
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are used in key generation where only one challenge response pair (CRP) is sufficient and 
adversary has no access to impart and see various CRPs. For IC authentication strong PUFs 
are used, whose CRPs are infinite in number. The most widely used PUFs for key 
generation are SRAM PUFs and the most widely used PUFs for IC authentication are 
arbiter and its variants (XORed arbiter, feed forward arbiter). SRAM PUF is a weak PUF 
as it can only generate one response (initial power up cell values). In a weak PUF, after 
provisioning (discussed in detail in section 6.4), helper data generation is blocked by 
burning fuses, so an attacker cannot apply challenges to it and observe responses. For 
strong PUFs on the other hand, as an attacker can apply multiple challenges and observe 
the responses, it can be subjected to model building machine learning attacks. In an arbiter 
PUF as the delay of each stage is additive with respect to the final output, a linear separator 
(such as support vector machine) can predict model of it using only a few 1000’s of 
challenge response pairs. Non linearity in response makes model building difficult. In an 
arbiter PUF, the non-linearity can be introduced by XORing the output of several PUFs. 
Model building attacks on XORed PUFs are also reported in [130]. Device nonlinearity 
can also be used to amplify differences between two devices close to each other in the 
process/device parameter space thereby significantly increasing the uniqueness of the 
signature obtained from the PUF [124]. 
6.2.1 Architecture 1: 
The PUF architecture proposed in this work is shown in Figure 88(a). The challenge 
bits are stored in the input registers. In every clock cycle, an 8 bit digital to analog converter 
produces an analog voltage from the stored challenge bits. These analog voltages are 
passed through a low pass filter and applied to an amplifier which is part of the PUF design.  
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The amplifier output is digitized by a 3 bit digitizer. Each PUF contains two amplifier 
chains as described above and the difference of the codes produced by the two digitizers 
concerned is considered as the PUF response. It should be noted that the input bit streams 
for the two chains are not identical. The amplifiers of Figure 88(b) are push pull amplifiers 
with no compensation feedback. Generally, analog amplifier transistors are large in size 
(high W/L ratios) for better noise performance. Here our objective is to have large variation 
in amplifier transfer characteristics with minimal change in the manufacturing process. 
Hence, transistor sizes are kept to a minimum. For the same reason, no feedback 
compensation circuitry is used to stabilize each amplifier. The key focus here is not to 
design an excellent amplifier, but to design an excellent PUF.  
6.2.2 Architecture 2: 
With regard to the proposed PUF of Figure 89, the current voltage relationship for 
a transistor in subthreshold region is exponential (as shown in Eq. 94). A small change in 
threshold voltage will create an exponential change in drain current. This exponential 
relationship between drain current and threshold voltage in subthreshold region is 
leveraged in this work as source of non-linearity.  
𝐼𝑑 = 𝐼𝑠10
𝑣𝑔𝑠−𝑣𝑡ℎ
𝑠  (1 − 10−
𝑛𝑣𝑑𝑠
𝑠 )  
(94) 








 is nominal current, 𝑠 =
𝑛𝐾𝑇
𝑞
𝑙𝑛10 is subthreshold 
slope, 𝑣𝑑𝑠 is drain to source voltage of a transistor. Differential voltage output expression 
is given by Eq. 95. 
𝑣𝑜𝑢𝑡 = 𝑔𝑚1𝑅𝑜𝑢𝑡1𝑣𝑖𝑛1 − 𝑔𝑚2𝑅𝑜𝑢𝑡2𝑣𝑖𝑛2  (95)   
 150 
Where 𝑅𝑜𝑢𝑡1 = 𝑔𝑑1||𝑔𝑑3  and  𝑅𝑜𝑢𝑡2 = 𝑔𝑑2||𝑔𝑑4   and transconductance 


















(97)   
From the above equations it is apparent that for a small mismatch in threshold 
voltages of differential pair transistors (M1 and M2 in Figure 89) there will be an 
appreciably large current imbalance in branches of differential amplifier. This current 
imbalance will cause large change in differential voltage as 𝑔𝑚 and 𝑔𝑑 are both strong 
functions of drain current and threshold voltage. Threshold voltage and dimensional (width 
and length of transistors) change of other transistors (M3, M4, and M5) will also contribute 
to change in differential voltage, although not as heavily as in differential pairs. Variation 
in M5 will change tail current and variation in M3 and M4 will affect branch currents. How 
the threshold voltage mismatch between differential pair transistors (M1 and M2) for 
different applied input voltages (related to PUF challenges) affect circuit response, is 
shown in surface plot of  Figure 90 . 10% mismatch between M1 and M2 can cause full 
swing (rail to rail) change in circuit responses. As the response of the circuit (Figure 89) 
for applied challenges is highly non-linear, it can thwart model building machine learning 
attacks on this PUF. 
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Figure 90: Variation of output voltage v/s percentage change in threshold 
voltages of differential pair transistors for four different challenges 
6.3 Source of Randomness: 
There has been research on harnessing randomness from manufacturing process 
variation by building various types of circuits that amplify the prevalent random process 
variation to circuit output voltages. No two transistors built on the same chip behaves 
identically. Threshold voltages of transistors in particular shows spatially uncorrelated 
variability due to random dopant fluctuations (RDF) [128, 129] .RDF is more pronounced 
in smaller channel devices. We also keep the transistor sizes minimum, to leverage 
variability from line edge roughness. Due to the presence of parasitic capacitances, analog 
circuits suffer from memory effects (hysteresis).  Previous PUF designs were mostly 
digital, harnessing randomness from spatial process variation. This work is intended to fuse 
the best of both worlds. The analog structure proposed in Figure 89 is modified and a new 
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structure that fuses the both spatial randomness and analog hysteresis is shown in Figure 
91(for architecture 2). A similar structure exploiting spatial and temporal randomness for 
architecture 1 is shown in Figure 93. The challenge bits are split into two groups’ digital 
bits and analog bits. Digital bits are used to select any one differential pair, out of available 
differential pairs (spatial randomness). Analog bits are low pass filtered and converted to 
analog signal by a DAC and the resulting signal is applied to differential pair transistors of 
the sub-threshold amplifier. The differential voltage is sampled by a sample and hold 
circuit and digitized by a 3bit ADC. The amount of hysteresis present in any amplifier is 
dependent on the data rate (the frequency of random bit stream) and output capacitance. 
The proposed PUF is operated at 20MHz data rate and the hysteresis behavior is observed 
at various capacitive load conditions. Figure 95 corroborates the above claim by simulation 
results. For the same data rate, hysteresis increases as we increase load capacitance. How 
 
Figure 91: Modified PUF incorporating spatial randomness and memory 
effects (for architecture 2) 
 153 
this memory effect enhances security of the PUF is explained in Figure 92. For a set of 
fixed digital input bits (a fixed differential structure is selected), a stream of “analog bits” 
are imparted on the analog PUF. Let’s consider at time t0, for input x0, output is y0. At 
t=t1, for x=x1, output will make a transition from y0 to y1. If before completing this 
transition, at t=t2, input is changed to x=x2, then circuit tries to go to stable state 
corresponding to x=x2, if we keep on doing this and sample at t=tn, then sampled output 
yn is function of all previous inputs (see Eq. 98). For all previous PUFs, this sequence 
dependency were not exploited. 
𝑦𝑛 = 𝑓(𝑥0, 𝑥1, … … 𝑥𝑛)  (98) 
In order to support the above argument an experiment is conducted where digital 
bits are kept fixed and two different sequences (𝑥0𝑥1 … . . 𝑥𝑛 𝑎𝑛𝑑 𝑥0
′ 𝑥1
′ … . . 𝑥𝑛
′ ) where end 
symbols (𝑥𝑛 𝑎𝑛𝑑 𝑥𝑛
′ ) are same. We get two different ADC codes at t=t1 and t=t2 (see 
Figure 92). 
 
Figure 92: Output response v/s input challenge curve for analog PUF 
(showing memory effect) 
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In order to exhibit sequence dependency (memory effect) for architecture 1, we 
construct one experiment where no spatial randomness is exercised (i.e. digital bits to select 
the amplifier from amplifier array were kept fixed) only input (analog bits in Figure 93) to 
the amplifiers are varied so that ADC code 100 is reached from all other possible ADC 
codes. The result of the above described experiment in shown in Figure 94. It can clearly 
be seen that the sampled analog output values from the amplifier are varying at every 
sampling instant though the input value is fixed (ADC code 100). The results explained 































Figure 93: Modified PUF incorporating spatial randomness and memory 
effects (for architecture 1) 
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Figure 94: Output response v/s input challenge curve for analog PUF 
(showing memory effect) 
 
Figure 95: Extra load capacitance v/s hysteresis (memory) in transfer 
function of the differential amplifier 
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One plausible short coming of the proposed PUF in Figure 89, is saturation. As the 
amplifier is operated at subthreshold, it is very sensitive to threshold voltages change of 
the differential pair transistors (M1 and M2).A large change in 𝑣𝑡ℎ may drive the amplifier 
into saturation or close to saturation at either rail. Once the amplifier output is clipped to 
the positive or negative rail voltage, prior memory effects are lost. We conducted an 
experiment to find where the above said saturation occurs. We have seen that if 𝑣𝑡ℎ(𝑀1) 
is varied +10% and 𝑣𝑡ℎ(𝑀2) is varied -10% then the amplifier output is close to positive 
rail (see Figure 96) and memory effects are weaker than otherwise. It is very unlikely that 
every differential pair will have this huge mismatch in threshold voltages. Regardless, the 
architecture of Figure 91, overcomes this problem by exploiting both spatial variations and 
memory effects to make PUF reverse engineering difficult. By switching back and forth 
among various differential pair combinations, even weakly saturated amplifiers can be 
forced to exhibit sequential dependency. 
 
Figure 96: Differential amplifier output for various threshold voltage 
variation 
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Figure 97: PUF in key generation 
Analog PUFChallenge












Figure 98: PUF in IC authentication 
Key generation for AES cryptographic engine (or any such cryptographic 
requirement) using PUF is explained in Figure 97. During the provisioning stage (Figure 
97a) the key is applied and corresponding to PUF response, a helper data is put out which 
hides the key (see Algorithm 6). The produced helper data is chip specific as PUF response 
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will by nature vary across chips. The challenge used for generating helper data is hardcoded 
(only a single challenge is used for key generation, so we only require week PUF) into the 
chip by a LFSR. After provisioning, helper data creation is permanently disabled by 
burning fuses, so an attacker can no longer apply and observe CRPs. In deployment, the 
chip specific helper data is applied (helper data is given to the user) to the chip and from 
the PUF response and the helper data, the key is regenerated and applied to cryptographic 
engine. In this work maximum likelihood decoder is used to retrieve the key from helper 
data and noisy PUF response. As shown in Figure 98, for IC authentication, during the 
provisioning stage a large number of CRPs of the chip are stored on the server. During 
deployment the server pings the chip with several challenges and the chip responds with 
chip ID as well as corresponding responses. Based on the maximum likelihood decoder 
(see Figure 99) the responses are decoded and matched with stored responses. The response 
of the analog PUF is string of 3 bit ADC codes; in the simulation section we have shown 
that maximum absolute code difference we can get from PUF responses due to 
environmental noise is 1 (see Figure 102). In key generation single bit of key is not encoded 
with one PUF symbol, rather it is encoded with B number of symbols for better reliable 
decision making in decoding. By simulation we have seen that B>4 is extremely reliable 






Algorithm 6: Key generation 
 Input: HD, PUFi
′
         (  PUFi
′
  : noisy response of  i
th PUF ) 
Output: Key 
L: length of HD 
B: #HD symbols required to encode/decode single key bit 
Key = [ ] 
For i=1:B: L 
        M1=M2=0 
        For j=0:(B-1) 
               D1=abs(HD(i+j) – PUF1(i+j)) 
               D2= abs(HD(i+j) – PUF2(i+j)) 
               // M: matching count (see Figure 99 ) 
               M1+= (D1>1)?0:1 
               M2+= (D2>1)?0:1 
          Keybit=(M1>M2)?1:0 
























Figure 99: Maximal likelihood detection 
6.5 Challenge Engineering 
As it is explained in section 6.3, the PUF output response is input sequence 
dependent, and there are some sequences that are better that the others in terms of various 
PUF metrics (uniqueness, reliability etc.). Challenge engineering is to find a challenge 
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(sequence of input symbols) which is optimized for PUF metrics. For a weak PUF the 
challenge can be hardcoded into the PUF, and we need a challenge which will maximize 
uniqueness (every chip will have different helper data), and will have fewer unreliable 
response bits (increase reliability). Uniqueness and reliability of an analog PUF defined in 
[11] is followed in this work. A hierarchical clustering is used to maximally cluster the 
PUF responses (𝑅𝑖) for a given challenge C, to enumerate and thereby quantify uniqueness 
(Eq. 99).  
𝑢𝑛𝑖𝑞𝑢𝑒𝑛𝑒𝑠𝑠 =
max(𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑐𝑙𝑢𝑠𝑡𝑒𝑟𝑠 𝑜𝑓 𝑅𝑖)
𝑛
 
 (99)    
Where 𝑅𝑖 is response of 𝑖
𝑡ℎ PUF device, n is total number of PUF devices used 
and   𝑖 = 1,2 … . . 𝑛. On the other hand reliability is a measure of reproducibility of PUF 
response at diverse temperature and voltage conditions. Reliability of a PUF is explained 
by Eq. 100,101 and 102. 
𝑥(𝑗, 𝑙) = 1   𝑖𝑓 |𝑅(𝑗, 𝑙) − 𝑅(𝑗, 𝑙𝑛𝑜𝑚𝑖𝑛𝑎𝑙)| > 𝑐𝑜𝑑𝑒 𝑚𝑎𝑟𝑔𝑖𝑛 











  (101)  
𝑟𝑒𝑙𝑖𝑎𝑏𝑖𝑙𝑖𝑡𝑦 = (1 − 𝑆𝑢𝑚𝑥) ∗ 100%  (102)    
 
Where m is total number of symbols, k is total number of environment corners. 
Based on above definitions of uniqueness and reliability, a genetic algorithm based 
challenge crafting algorithm is proposed (see Figure 100). For every m candidate stimuli, 
n PUF devices and k environment corner n*m*k responses are simulated. Every stimulus 
is assigned a weight W(i) (Eq. 103) and based on their weights stimuli are ranked. In every 
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iteration of genetic algorithm only elite stimuli are kept and others are discarded. New 
stimuli are created from elite pool of stimuli by genetic cross over and mutation. 
𝑊(𝑖) = 𝑊𝑢𝑛𝑖𝑞𝑢𝑒𝑛𝑒𝑠𝑠(𝑖) ∗ 𝑊𝑟𝑒𝑙𝑖𝑎𝑏𝑖𝑙𝑖𝑡𝑦(𝑖)  𝑖 = 1,2 … 𝑚  (103)       
 
Where 𝑊𝑢𝑛𝑖𝑞𝑢𝑒𝑛𝑒𝑠𝑠(𝑖) = ∑ 𝑢𝑛𝑖𝑞𝑢𝑒𝑛𝑒𝑠𝑠
𝑘
𝑗=1  (sum of uniqueness at environment corners) 
and 𝑊𝑟𝑒𝑙𝑖𝑎𝑏𝑖𝑙𝑖𝑡𝑦(𝑖) = ∑ 𝑟𝑒𝑙𝑖𝑎𝑏𝑖𝑙𝑖𝑡𝑦
𝑛
𝑗=1  (sum of reliability of all PUF devices). For a strong 
PUF we start the Genetic algorithm from different initial population and run it multiple 
times to come up with many challenges. We run this algorithm on 1000 random process 















Figure 100: Challenge crafting 
6.6 Experimental Results  
6.6.1 PUF Performance Metrics 
We cannot control voltage fluctuations and environment temperature condition of an IC in 
deployment. Because of the above mentioned environmental variations, PUF responses 
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may become noisy and may not match the helper data extracted during provisioning. 
Previous PUFs relied on error correction coding to tackle this issue. As we have mentioned, 
we will tolerate 1 code difference during decoding, thereby becoming less reliant on error 
correction coding. We conducted an experiment where 2000 process varied PUFs were 
taken and simulated at extreme voltage and process corners (VDD varied -+ 10% and 
temperature is varied from -20OC to 120OC), to check their reliabilities. Reliability of a 
PUF is defined as percentages of output bits that can be reproduced at extreme 
environmental condition. The result is shown in Figure 101 and Figure 102 respectively. It 
is apparent that amplifier biased at deep subthreshold (VDD=0.5) is less reliable than the 
amplifier biased just at the threshold (VDD=0.55) region of operation. 
 
Figure 101: Reliability of PUF biased at deep subthreshold (architecture 2) 
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Figure 102: Reliability of PUF  biased at just subthreshold (architecture 2) 
From the same process statistics (+-10 % vth and length variation) 2000 arbiter and 
proposed analog PUFs were created. For a 512 bit input challenge, how many unique 
responses were created out of 2000 PUFs are compared and shown in Table 29. Result in 
Table 29 clearly shows that for a given number of bits, analog PUF effectively exhibits 2X 
more randomness than the arbiter PUF. 
Table 29: Comparison of arbiter PUF and proposed analog PUF 
 Arbiter PUF Proposed Analog PUF 
architecture 1 architecture 2 
uniqueness 0.35(700/2000) 0.7(700/1000) 0.8(1600/2000) 
reliability 99.6 % 99.0 99.5 % 
6.6.2 Robustness to Security Attacks Using PUF Model Learning 
In this section we show that the proposed PUF is difficult to model using black box 
experiments and therefore provides robustness to PUF clone based security attacks. In 
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Section 6.3, amplifier memory effect is discussed and it is seen that the PUF output is 
dependent on previously applied inputs also. A model for capturing the sequence 
dependence effect is proposed in Eq. 104. To find the model f, a neural network (see Figure 
103) with tapped input delays to capture dynamic response of time series data is used. 
Matlab‘s trainlm function (Levenberg–Marquardt algorithm) is used to train the network. 
𝑦𝑛 = 𝑓(𝑥𝑛, 𝑥𝑛−1, … . . 𝑥𝑛−𝑘)     𝑤ℎ𝑒𝑟𝑒 𝑛 − 𝑘 > 0   (104)     
𝑦𝑛 = 𝑎0 + 𝑎1𝑥𝑛 + 𝑎2𝑥𝑛−1 +   … … . . +𝑎𝑛−𝑘+1𝑥𝑛−𝑘 (105) 
 
Figure 103: Neural network used for analog PUF model building 
 
Figure 104: Neural network used to build model of Arbiter PUF 
We have also used linear regression (Eq. 105) to predict this model behavior. For 
this experiment, 8 bit ADCs at the inputs of Figure 88 and 3 bit ADCs at the output are 
used. In [130] the authors have used logistic regression and evolutionary techniques to 
solve the model of Arbiter and XOR-Arbiter PUFs. Models of Arbiter and XOR-Arbiter 
PUFs as described in [130, 131] are given in Figure 105. Detailed derivation of delay 
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equations and parameters are given in [130, 131]. Eq. 106 and 107 describe top and bottom 
path delay models of an arbiter PUF. 
 
Figure 105: Arbiter PUF 
𝑑𝑡𝑜𝑝 = ∑(−1)







    
(106)    
𝑑𝑏𝑜𝑡𝑡𝑜𝑚 = ∑(−1)







    
(107)    
𝑤ℎ𝑒𝑟𝑒 𝑝𝑖 = 𝑐𝑖𝑥𝑜𝑟𝑐𝑖+1 … … 𝑥𝑜𝑟 𝑐𝑛 (108)  
𝐴𝑟𝑏𝑖𝑡𝑒𝑟 𝑂𝑢𝑡 = 1  𝑖𝑓 𝑑𝑡𝑜𝑝 > 𝑑𝑏𝑜𝑡𝑡𝑜𝑚 
                         = 0 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒 
(109) 
𝑋𝑂𝑅 𝐴𝑟𝑏𝑖𝑡𝑒𝑟 𝑂𝑢𝑡 =⊗ 𝐴𝑟𝑏𝑖𝑡𝑒𝑟 𝑂𝑢𝑡𝑖 (110) 
Linear model building has been used to reverse-engineer arbiter PUF and XOR 
arbiter PUF models. Neural networks that model arbiter and XOR arbiter PUFs are shown 
in Figure 104. For 32 bit arbiter PUF and XOR arbiter PUF, the number of unknown 
parameters to be estimated for linear model building are 𝑛 + 1 and (𝑛 + 1)𝑙 , respectively. 
The model building success rate is shown in Figure 106. It is apparent from Figure 106, 
that reverse engineering of analog PUF should be extremely difficult for an adversary. 
While matching PUF response the same definition used in maximum likelihood decoding 
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described in section 6.4 is used (i.e. one code difference will be considered a match).In 
[130] the authors have used logistic regression and evolutionary techniques to solve the 
model of Arbiter and XOR-Arbiter PUFs. Using the models of arbiter and XOR-arbiter 
PUFs as described in [130, 131], and using same process statistics as of analog PUF, we 
try to build models of arbiter and XOR-arbiter PUFs using neural network. To have an 
apple to apple comparison we have compared various performances of model building 
attacks on various PUFs w.r.t number of input bits. With 8000 input bits an attacker is 
almost 95% accurate to predict arbiter PUF response and prediction accuracy falls to 62% 
for XOR arbiter PUF. Prediction accuracy for proposed analog PUF is almost 33%. 
 
Figure 106: Model building attack on various PUFs 
6.7 Analog PUF Performance Quantification Metric 
In this section we will discuss how to compare and quantify the performance of any 
analog block to be used as PUF. To date we use uniqueness metric to compare two PUFs. 
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Uniqueness is manifestation of process variation present in the technology and how the 
underlying circuit is exploiting that process variation to create different signatures. It is 
required to stimulate the candidate PUFs (sampled from large number of process corners) 
with a large number of stimulus to measure uniqueness of a PUF. Uniqueness provides a 
measure of randomness harnessed from the device. In previous sections we have discussed 
how memory effects in analog circuit can be fused into special randomness to enhance the 
randomness harnessing capability of an analog circuit. Here we will discuss a metric (we 















Figure 107: State transition graph and corresponding generating matrix of 
the PUF 
Lets assume that the analog output is quantized into (n+1) number of levels. If we 
sample the analog output at regular 𝛿𝑡 interval then sinature of length m is given in Eq. 
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111. In Figure 107, we are showing a state transition graph where an arrow shows a possible 
transition between states. Signature of length m is a path in this state transition graph of 
level m (𝑡 = 𝑡0 𝑡𝑜 𝑡 = 𝑡𝑚). Higher the number of such paths possible, better will be the 
uniqueness of the PUF.  
𝑆𝑖𝑔𝑛𝑎𝑡𝑢𝑟𝑒 = {𝑠1
𝑖1, 𝑠2
𝑖2, … . 𝑠𝑚
𝑖𝑚} 
𝑤ℎ𝑒𝑟𝑒 𝑖1, 𝑖2, … 𝑖𝑚 𝑎𝑟𝑒 𝑖𝑛𝑡𝑒𝑔𝑒𝑟 𝑎𝑛𝑑 𝑐𝑎𝑛 𝑡𝑎𝑘𝑒 𝑎𝑛𝑦 𝑣𝑎𝑙𝑢𝑒 𝑏𝑒𝑡𝑤𝑒𝑒𝑛 0 and n 
(111) 
Generating matrix is a connection matrix (𝑛𝑥𝑛) of the state transition graph of two 
adjacent levles. Number of  unique possible paths from the state transition graph is given 
by Eq. 112. If we assume that the generating matrix remains constant between any two 
successive levels then Eq. 112 becomes Eq. 113. 
𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑢𝑛𝑖𝑞𝑢𝑒 𝑝𝑎𝑡ℎ𝑠 = 𝐺𝑀0,1𝐺𝑀1,2 … . 𝐺𝑀𝑚−1,𝑚 
𝑤ℎ𝑒𝑟𝑒 𝐺𝑀𝑖,𝑗  𝑖𝑠 𝑡ℎ𝑒 𝑔𝑒𝑛𝑒𝑟𝑎𝑡𝑖𝑛𝑔 𝑚𝑎𝑡𝑟𝑖𝑥 𝑜𝑓 𝑡ℎ𝑒 𝑙𝑒𝑣𝑒𝑙𝑠 𝑖 𝑎𝑛𝑑 𝑗  
(112) 
𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑢𝑛𝑖𝑞𝑢𝑒 𝑝𝑎𝑡ℎ𝑠 = 𝐺𝑀𝑚 
𝑤ℎ𝑒𝑟𝑒 𝐺𝑀 = 𝐺𝑀0,1 = 𝐺𝑀1,2 = ⋯ = 𝐺𝑀𝑚−1,𝑚 
(113) 
Strength of generating matrix is defined as the number of  ones in the GM matrix 
(given in Eq. 114). Higher the number of ones, more is the chance of producing an unique 
signature. Strength of generating matrix is formulated as a metric to compare two analog 
structures for building PUF. 
 𝑆𝑡𝑟𝑒𝑛𝑔𝑡ℎ 𝑜𝑓 𝐺𝑒𝑛𝑒𝑟𝑎𝑡𝑖𝑛𝑔 𝑀𝑎𝑡𝑟𝑖𝑥 = ∑∑𝐺𝑀(𝑖, 𝑗) (114) 
Figure 108 is corroborating the idea explained above with simulation data.  For n=7 (8 
number of quantization levels) and m=5 (signature length)  in Figure 108(a) we have shown 
how the number of unique signatures increases with generating matrix strength. In Figure 
108(b) we have shown how the average code difference among the generated signatures 




Figure 108: (a) Generating matrix strength vs number of unique signatures 
(b) Generating matrix strength vs average code distance 
 
6.8 Applications to Public PUF 
In this section we will discuss how the proposed analog PUFs can be leveraged to 
build public PUF. In conventional PUFs the challenge response (CR) pairs used to 
authenticate any IC are stored in a protected server. During provisioning stage these CR 
pairs for every manufactured ICs are generated and stored in the server in a trustworthy 
environment. In deployment when an IC is pinged with a set of challenges, it produces 
corresponding responses and send them back to the server along with its own serial chip 
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ID. The server authenticates the IC by comparing the stored responses with the received 
ones. Provision and deployment operation of a PUF is shown in Figure 98. In public PUF 
instead of storing all the responses in a secured server a model corresponding to each 
manufactured IC is publicly available. Thus public PUF does not entail large storage space 
and security of storage server. Public PUF is predicated on the fact that circuit response is 
way faster than any of its model simulation. How these models are generated in the 
provisioning phase is explained below. 
6.8.1 Public PUF Model Generation and Validation 
MUX
 
..    ...
Challenge






























(c) Push Pull Amplifier  
Figure 109: Public PUF architecture 
      Input and output of the amplifier (shown in Figure 109c) are observable during 
provisioning phase. After provisioning these ports are disabled so that the user (potential 
attacker) has no access to model building of the PUF. Every IC response deviates from its 
simulation response due to manufacturing process variation. The public model developed 
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for an IC in provisioning phase is a SPICE level model. As shown in Figure 110 we have 
formed an optimization problem with the objective of matching IC response to its model 
response. BSIM4 SPICE model of a transistor has more than 400 parameters in it. We keep 
few critical parameters (threshold voltage, oxide thickness, length, width etc.) as variables 
in the optimization while rest are kept at their nominal values to keep the optimization 








Error = IC Response – 
SPICE netlist Response
 
Figure 110: Public PUF model extraction 
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Figure 111: Public PUF model parameter optimization 
Figure 112 is showing an original IC response and its extracted model simulation 
result for random input stimulus. Maximum analog response mismatch metrics are shown 
in Table 30. Error in symbol rate is 0.38% for 3 bit ADC. In Figure 113 we have shown 
symbol error rate v/s ADC bits for raw decoding and maximum likelihood (ML) decoding. 
In raw decoding with the increase of ADC bits, symbol error rate is increasing, while for 
ML decoding the error is fixed (very close to 0). The above experiment proves that the 
primary source of error in raw decoding is ADC quantization error. 
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Figure 112: Public PUF model validation 
 
Table 30: Public PUF model extraction validation 
Maximum analog response mismatch    14mv 
Average analog response mismatch   3mv 
Number symbols transmitted    10000 
error in symbols   38 
 
Figure 113: Extracted PUF model validation 
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6.8.2 Public PUF Architecture 
The proposed PPUF architecture (shown in Figure 109) is an array of differential 
analog push pull amplifiers. The challenge  bits are stored in memory. Challenge bits 
serve as input to these amplifiers (after digital to analog conversion and low pass filtering) 
and also in selecting various bias knobs of the amplifiers. Differential structure is employed 
to reduce the effect of ambient temperature and other circuit related noise. In every clock 
cycle they are used to select  one of the element responses through a multiplexer. 
Multiplexer select lines are also coming from challenge bits. The structure shown in Figure 
109 has no external feedback. Memory effect in response coming from analog amplifier. 
We can increase the effect of this hysteresis by employing an external feedback and 
memory elements (flip- flops). Figure 114 is showing the modified PPUF architecture. 
XORing external feedback and challenge bits (as shown in Figure 114) to control bias 












Bias & Power 
Supply Control




Figure 114: Modified PUF architecture 
6.9 Conclusions 
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In this chapter we have demonstrated the potential of properly biased analog circuit 
in harnessing randomness from prevalent process variation in IC manufacturing [11]. The 
authors have also fused memory effects in analog circuit into spatial randomness due to 
process variation to thwart model building attacks on proposed PUF. Randomness 
harnessing capability of the proposed PUF, per input bit (or per unit given area) is far better 
than the state of the art PUFs. How the proposed analog PUFs can be used in public PUF 
has also been demonstrated. A metric (strength of generating matrix) is proposed in this 
work for better comparison of analog circuits to be used as PUF. 
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CHAPTER 7. CONCURRENT BUILT IN HIGH RESOLUTION 
PULSE PROPAGATION DRIVEN TROJAN DETECTION IN 
DIGITAL SYSTEMS 
7.1 Introduction 
Smart computing devices are ubiquitous now a days in human life. Integrated 
Circuits (ICs) are backbone of these computing devices. ICs have proliferated into every 
aspect of human life from smart phones, personal computers to medical devices, industrial 
controls automotive parts and military applications. Until recently, security of computation 
was mainly dealing with trustworthiness of softwares used in computation, and phishing 
attacks on softwares.  Underlying hardware used was assumed to be trustworthy. The 
hardware cannot be trusted anymore. Defense Science Board of the US Department of 
Defense raises concern of hardware security in military critical equipments [132, 133]. IC 
manufacturing is getting very intense and complicated at sub nanometer technology nodes.  
IC manufacturing supply chain is now diversified. Logic design, verification, circuit 
synthesis, fab, packaging, testing all may be handled by various specialized teams. These 
specialized teams may be at different geographic locations and run by various 
organizations. Outsourcing of IC manufacturing has increased the possibility of 
intentionally tampering circuit at various possible design phases. 
It is righty pointed out in [132] that trust has to be incorporated into an IC in design 
phase (Design for Security). There is a high need in industry for special mechanism built 
into the circuit to uncover these intentional malicious tampering. One way to uncover 
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hardware Trojan is to delayer the IC and take image of every layer with electron 
microscope and matching it with corresponding designed layout layer. Such an approach 
is very expensive and destructive. It also requires the use of appropriate (specially 
designed) CAD tools to detect inconsistencies between the actual physical design and the 
intended implementation. 
Hence there is a need for nondestructive testing mechanisms for maliciously inserted 
Trojans into IC hardware. There has been research on detecting embedded Trojans by 
triggering it and comparing the logic values with the expected digital responses [134, 135]. 
The process of detecting Trojans by actually triggering it, is an expensive proposition. By 
design Trojan is triggered by a specific sequence of low activity logical events. Though 
Trojans rarely modify functionality of the design, their presence may alter other detectable 
characteristics of the IC behavior (side channel signature). Popular side channel analysis 
techniques for Trojan detection are (a) power measurement techniques [136, 137], (b) delay 
measurement methods [133, 138-141] . Other popular alternative Trojan detection 
techniques include Trojan activation time reduction, physical design based testing [142] 
and light emission technique[143]. Various state of the art hardware Trojan detection 
schemes and their drawbacks are as follows:  
7.1.1 Reduced Trojan Activation Time 
Hardware Trojans escape functional testing as Trojan activation time is too high. 
Presumably the Trojan payload circuit inputs are coming from very low activity factor 
nodes in the original logic circuit. In [2, 134, 135] authors have tried to artificially increase 
the activity factor of those nodes with few extra gates to catch anomalous activities in the 
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circuit. Even if k probable Trojan nodes in the circuit are identified, it is not known 
beforehand which combination of those will actually trigger the Trojan, and if it is 
sequential Trojan then the problem turns out to be more intense and complexity becomes 
many fold. For a combinational Trojan, all possible 2𝑘 combinations needs to be checked. 
This makes Trojan detection extremely slow and infeasible. In this thesis chapter a 
technique is proposed to identify Trojans in less than k combinations for k probable Trojan 
nodes. 
7.1.2 Power Measurement Techniques 
In [136] the authors propose a Trojan detection scheme employing IDDQ (steady state) 
current measurement at various sites across a chip. This method needs many Trojan 
infested and Trojan free chips for statistical training purposes to calibrate out process 
variation. Where the entire IC manufacturing is outsourced, it is impossible to obtain such 
Trojan-free chips in case they are being maliciously tampered with. In [137] the authors 
propose a power measurement  scheme where Trojan activity is increased and original 
circuit activity is decreased in order to discern power consumption between Trojan affected 
and Trojan free circuits. This approach assumes that although the circuit activity is reduced, 
Trojan activity remains unaltered throughout the testing process. Key issues with this 
approach is that a single test vector has to be sustained for 25 clock cycles and process 
variation. 
7.1.3 Path Delay Measurement Techniques 
In [141] the authors have shown a path delay measurement based Trojan detection 
scheme where path delays of Trojan-free chips are collected and a chip signature is 
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constructed based on measured delays. In order to frame these signatures one needs to 
know apriori which chip is Trojan-infested and which one is Trojan-free. The authors have 
assumed the use of chip delayering and electron microscope imaging to obtain this 
information. In [133] Kumar et.al discuss Trojan detection using path delay measurement 
in scalable encryption algorithm (SEA) ASICs. Path delay measurement based Trojan 
detection becomes ineffective in presence of process variation, as delay variation due to 
process can mask increase in delay due to Trojan insertion. In [140] the authors have 
analyzed the effects of process variation on path delay based Trojan detection. The authors 
in [133, 141] have not considered process variation with due diligence in their respective 
approaches. Cha and Gupta [138, 139] have proposed a Trojan detection scheme in 
presence of process variations (systematic/global process variations) by incorporating on-
chip test circuitry and through use of special calibration procedure. The authors assume 
that all the ICs are either Trojan infested or Trojan free. The proposed methodology 
requires testing of a large population of circuits to statistically predict the existence of 
embedded Trojans.  
In this thesis chapter, a novel very high resolution pulse propagation driven hardware 
Trojan detection scheme is proposed. The rest of the chapter is organized as follows: 
Contributions of this work is described succinctly in section 7.2. Trojan threat model used 
in this work is explained in section 7.3. Theory of pulse propagation through logic gates is 
described in section 7.4. Pulse propagation driven Trojan detection ideas are described in 
section 7.5. Current detector, pulse generator and other related analog circuit operations 
are described in section 7.6. Section 7.7 describes how the proposed Trojan detection 
technique can be integrated into digital design. Simulation results to corroborate the 
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efficacy of the proposed Trojan detection technique are given in section 7.9. Conclusions 
are drawn in section 7.10. 
 
7.2 Contributions of this work 
We have shown in our previous work of [1, 144] that a pulse killing technique is 
capable of detecting any stray extra capacitance in any node with unprecedented accuracy. 
Pulse killing technique has shown 20-25X times diagnostic resolution than delay 
measurement (and frequency measurement), in presence of process variation. The above 
pulse killing technique is independent of logic depth in the circuit, while the other majority 
of the Trojan detection techniques (delay measurement [139, 141], frequency measurement 
[145], power supply current measurement [146, 147]) lose diagnostic resolution with the 
increase in number of gates in the design. The proposed pulse killing technique is self-
referenced, it does not require any process calibration and no Trojan free manufactured ICs 
are required. In presence of process variation in today’s state of the art technology nodes, 
detecting Trojan is extremely difficult even if golden reference (nominal design) is 
provided. Comparison with other state of the art Trojan detection techniques are shown in 
Table 31. Major accomplishments of the proposed Trojan detection scheme are briefly 
pointed out as follows: 
(a) Reference free Trojan detection amid manufacturing process variation. 
(b) Higher diagnostic resolution than state of the art techniques [139, 141] 
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(c) Trojan detection time is linear (in terms of number of susceptible Trojan nodes) in 
the proposed approach as opposed to exponential in state of the art Trojan detection 
schemes [4, 5] by increasing transitional probabilities of susceptible Trojan nodes. 
(d) The proposed technique is suitable for detecting ultra-small Trojans.  
(e) The circuitry needed (pulse generator and pulse detector) to enable the proposed 
pulse propagation driven Trojan detection scheme can be incorporated into existing 
JTAG and boundary scan  infrastructure of digital pipeline stage designs. 
Table 31: Trojan detection comparison with similar delay and frequency 
based techniques 
 Process variation 
calibration 
Requirement of Trojan free 
and Trojan infested ICs. 
Detecting ultra-small 
Trojans 




All the tested ICs either be 
Trojan free or Trojan infested. 
This is required for statistical 
hypothesis testing. 
Not possible to detect 
ultra-small Trojan 
employing only 3 to 5 
gates. 
[141] Not required Require both Trojan free and 
Trojan infested ICs for model 
building. 
Not possible to detect 
ultra-small Trojan 
employing only 3 to 5 
gates. 
[147] Not required No such assumption is made. 
A self-reference metric is 
enumerated based on multiple 
current sensor readings. 
Not possible to detect 
ultra-small Trojan 




Not required No such assumption is made. Geared towards detecting 
ultra-small Trojans 
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7.3 Trojan Threat Model 
Figure 115: Trojan threat model 
The threat model defines how a hardware Trojan is designed to attack and cause 
malfunction of intended operation or to leak secret information. In this work we have 
considered logic Trojan (putting extra covert circuitry to cause malfunction) and dopant 
Trojan (change in doping of some predetermined logic gate transistors to cause 
malfunction). Trojan attack model assumed in this work in IC manufacturing supply chain 
is shown in Figure 115. We have assumed that the design center is trusted. The designed 
netlist is secured by adding design for Trojan (DFT) analog IPs in the netlist. If any Trojan 
(extra logic circuitry, or dopant level Trojans) is incorporated in the foundry, it would be 
easily detected during IC manufacturing testing. This Trojan threat model is appropriate 
for all fabless semiconductor companies.  
 
7.3.1 Extra Logic Circuity Trojan 
 As described in [148, 149] Trojan payload is the part of the circuit affected by the 
Trojan (part of the circuit where logic value is changed due to Trojan) and the act of causing 
it to have incorrect logic values is initiated by a Trojan trigger. Trojan can be combinatorial 
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or sequential. One example of each is given in Figure 116. Be it combinatorial or sequential 
the inputs to the Trojan trigger circuit is coming from original circuit nodes (low 
transitional probability nodes). When an original circuit node is tapped for Trojan trigger, 
it experiences an extra capacitance. Least capacitive tapping would be to use a minimum 
size inverter. Even when the Trojan is not activated this capacitance would be there due to 
loading of an extra gate (see Figure 117). It is this extra loading that we aim to detect with 
unprecedented high resolution using current sensing of pulse propagation through logic 
gates. Gate capacitance of a minimum sized inverter adds 0.2-1 fF capacitance to the tapped 
signal node (45nm PTM [150] ). It will be shown in subsequent sections that in presence 
of 10% random process variation 880 aF of extra capacitance can be detected by the 
























when Trojan is not 
activated
 
Figure 117: Tapping original circuit node for Trojan inputs (b) 
Corresponding equivalent circuit when Trojan is not activated 
 
7.3.2 Dopant Level Trojan 
In [151] the authors have shown that without even putting any extra circuitry, by 
modifying the dopant profile, Trojans can also be created in a circuit. These Trojans act as 
stuck at faults (short VDD/Gnd to output node). One such example is shown in Figure 118 
where output of one inverter is stuck at VDD. Similar stuck at Gnd is also possible through 
NMOS transistor doping profile changing. 
 
Figure 118: Dopant Trojan 
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7.4 Theory of Pulse Propagation Through Logic Gates 







Figure 119 : An inverter 
Without any loss of generality, pulse propagation through an inverter chain is 
analyzed here. The same concept is applicable to a chain of diverse types of CMOS logic 
gates. Forming a closed form equation describing input output relationship of an inverter 
is subject to reasonable assumptions. J.R Burns was the first person to derive such 
equations for a step input. Kayssi et.al [152] have shown such analytical relationships for 
inverters under predefined input shape assumptions (ramp and exponential ). Bisdounis 
et.al [153] have shown such relationship for submicron inverters. Solving Kirchhoff’s 





















The equations can be normalized so that they are independent of technology 
parameters (technology parameters are used in normalization factor). This normalization 
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helps in intuitive understanding of their function and the formulation of generalized 
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Using these normalization factors, the system of equations describing the input 
output relationship of the inverter is given in Eq. 119. Expressions for 𝑖𝑝 and 𝑖𝑛 can be 














Table 32: Measured technology parameters 
CL CM β VDD vtn vtp Kn 
0.22fF 0.06fF 0.8 1.2 0.39 0.5 105µA/V2 





τn τp Min Pulse Width ( 
SPICE Simulation) 
Min Pulse Width  
(Numerical 
Solution ) 
1ps 15ps 9ps 18ps 18ps 
6ps 15ps 9ps 13ps 12ps 
 
There has been research on pulse propagation through logic gates for Single Event 
Transient (SET) analysis [154, 155]. In SET analysis, the objective is to determine if a SET 
pulse can propagate through a logic chain and cause a logic failure. This analysis is 
leveraged for the pulse propagation technique proposed in this work. The above system of 
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equations are solved numerically and compared with SPICE level simulation results to 
. . . .
1 2 3 n
 
Figure 120. Inverter Chain 
 
Figure 121. Pulse propagation (a) Input pulse width greater than the 
required minimum width (b) input pulse width less than the minimum required 
pulse width 
 
Figure 122. Pulse propagation (a) Input pulse width less than the required 
minimum width (b) input pulse width greater than the minimum required pulse 
width 
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determine the effectiveness of pulse propagation in this work. In the following, all SPICE 
simulations use NCSU 45nm predictive technology. For inverter chain simulation, 
minimum sized inverters (ln=50nm lp=50nm Wn=100nm Wp=160nm) consisting of low 
threshold transistors (NMOS VTL and PMOS VTL) are used. The corresponding 
technology parameters are shown in Table 1. To propagate a pulse through a long chain of 
identical gates, at every gate, the transition swing should be rail to rail i.e. a positive pulse 
should reach VDD and a negative pulse should reach ground potential in order to continue 
the pulse propagation. If at any intermediate gate, rail to rail swing is not achieved at the 
gate outputs, the pulse will attenuate as it progresses through the chain (Figure 120) and 
eventually “die”. If the input pulse rise/fall time (𝑡𝑟/𝑡𝑓) is smaller than the (10 to 90% ) 
rise/fall (𝜏𝑛 /𝜏𝑝) time of a gate then the minimum pulse width required to propagate the 
pulse through the chain of gates is  𝜏𝑛 + 𝜏𝑝 [154]. It is found both by numerical solution 
and SPICE simulation that this is a greatly relaxed constraint for 45nm technology nodes 
and below. If  𝑡𝑟(𝑡𝑓) ≪ 𝜏𝑝(𝜏𝑛)  then the constraint is even more relaxed. Table 2 above, 
depicts two such examples that illustrate this point. Figure 121 is showing two examples 
a) pulse width is above the required pulse width and pulse is propagating through infinitely 
long logic chain of inverters b) pulse width is less than the required width and gradual pulse 
killing. We have mentioned earlier that a presence of pulse can be detected by sensing 
supply current of a logic gate. When a pulse is propagating (dying), peak pulse voltage 
versus supply current at corresponding inverters are shown in Figure 122. Both peak 
current and rms current show almost linear relationship with peak voltage, Figure 123 
corroborate our idea of detecting a pulse by sensing supply current of a logic gate. 
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Figure 123: Peak pulse voltage vs current drawn from power supply 
7.5 Approach: Pulse Propagation Driven Trojan Detection 
Pulse propagation driven Trojan detection is a self-reference Trojan detection 
technique where no process calibration and no reference Trojan free manufactured ICs are 
required. It is assumed that the scan flip-flops drive the inputs of the logic circuit and 
outputs of the logic circuit are scanned out.  
7.5.1 Pulse Sensitization 
Firstly low transitional probability nodes are identified by stimulating netlist with 
sufficiently large number of random input stimuli. These are the probable Trojan tapping 
nodes (Trojan circuit will take input from these nodes). Pulse sensitization is performed 
from selected logic circuit inputs to appropriate logic circuit outputs in such a way that all 
the required circuit nodes are included in at least one sensitized path. The sensitization 
vectors are determined via a test generation algorithm (see Table 34) and we assume that 
all paths selected are single-path sensitized.  The widths of the pulses launched are carefully 
minimized according to the discussion of Section 3, so that they pass unattenuated through 
the slowest gate in the path including worst case delay variation effects (e.g. if the slowest 
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gate in the path has nominal delay d and x% worst case delay variation is expected, then 
the minimum pulse width that passes unattenuated through an identical variation-affected 
gate with delay (1+(x/100))*d is computed).  By induction (and confirmed via simulation), 
it can be shown that such a minimum sized pulse will pass from circuit input to output 
irrespective of the number of gates in the selected logic path. Note that if two gates in a 
sensitized logic path have different delays d1 and d2, with d2 > d1 and if the minimum 
pulse width is selected that passes through the gate with delay d2, then any additional load 
capacitance on the gate with delay d2 due to a Trojan will be detected as it will attenuate 
the pulse and “kill” it. However, a Trojan will be able to load the output node of the gate 
with delay d1 with a minimum capacitance CTrojan before it is detected by our pulse 
propagation procedure. Hence, for every test and for every node in the corresponding 
sensitized path, there is a minimum resolution CTrojan with which Trojans can be detected 
for that node corresponding to the applied test. If a logic gate is common to two or more 
pulse propagation tests, then the maximum resolution with which a Trojan can be detected 
at the output node of that gate is the minimum of the resolutions corresponding to each of 
the applied tests. This resolution is a function of the delay variation of a single gate as 
opposed to a logic path and thereby becomes independent of the number of gates in the 
path. In contrast, for path delay based Trojan detection, if there are N gates in a path and 
the max delay variation in each gate is x%, then the extra delay from a nominal delay path 
is N*x time units. This is the delay guard band that must be allocated to the path delay 
measurement in excess of which the presence of a Trojan is indicated. Consequently the 
value of CTrojan is significantly larger (25X) as that much capacitance needs to be attached 
to an internal node of the path before its worst case delay value is violated. 
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A key point to note is that logical effort based device sizing schemes that optimize a 
circuit for performance tend to equalize delays across all logic gates in a path irrespective 
of fanout.  If all gate delay values are equalized asymptotically to a common value d and 
if there is x% worst case variation in delay at each node, then CTrojan is the extra capacitance 
that causes the delay value of the gate to increase from d to (1+(x/100))*d and is the same 
for each node along the path, irrespective of its logic depth.  
 
Figure 124: (a) Data structure for circuit node (b) Pulse vector 
 
Figure 125: An example showing pulse test generation 
For proof of concept, a simple D-Alg[156] based test generation algorithm for single 
path sensitization is given in Table 34. A simple example of pulse test generation for output 
node of gate 7 is shown in Figure 125. Two vectors 111D00 and 1D1000 are found by the 
D-algorithm. For pulse test vector 1D1000 both the inputs of gate 6 were carrying a pulse. 
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So this vector is dropped from the test vector set. For vector 111D00 only one input of a 
gate is carrying the pulse. 
Table 34: Test generation for pulse based Trojan detection (voltage sensing) 
/* generate data structure*/ [step 1] 
For each circuit node a data structure is created. (See Figure 124a) 
/* generate test vector and corresponding pulse vectors*/ [step 2] 
For a given node generate  test vectors for s_a_1  & s_a_0 faults using D-alg 
/* for current sensing, the given node is considered output node as pulse 
detection point will be found later*/ 
Generate corresponding pulse vectors (see Figure 124b) 
/*find sensitized paths*/ [step 3] 
 Apply a pulse vector and circuit response is captured. (Logic simulation) 
If any pulse (D or B) is found at the output, that pulse is traced back to the input. 
A traced path is valid if all the gates in the path carrying the pulse through only 
one of its input. (for example if both the inputs of a nand gate is D, output would 
be B ,it is carrying the pulse through both of its inputs and the path containing 
this gate is dropped from sensitized path list) 
/*find minimum pulse width*/ [step 4] 
The worst case process variation SPICE Netlist is taken and the pulse vector is 
applied. Starting with the minimum pulse width, the digital control of the pulse 
generator is increased until the pulse is detected at the output. This is the 
minimum pulse width required to propagate through the sensitized path 
corresponding to the pulse vector. 
/*find minimum Trojan capacitance*/ [step 5] 
The best case process variation SPICE Netlist is taken and a CTrojan (starts with 
minimum 0.2fF) is inserted at a node in the sensitized path. The pulse vector is 
applied and CTrojan value is increased until the pulse gets killed. This is the 
minimum capacitance detected by the pulse vector at that node. 
Repeat steps 3 to 5 for all the pulse vectors [step 6] 
Repeat steps 1 to 6 for another given circuit node[step 7] 
5.2 Pulse Sensitization and Current Sensing Location Finding  
The voltage based pulse detection requires logical effort based circuit sizing to keep 
each stage delays equal. In synthesis it is not always possible to keep all stage delays equal. 
The above mention technique does not take into account fan out problem in pulse 
propagation. If a pulse is so chosen (pulse width) that it would go unaffected through 
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maximum k fan out nodes, and in the path if it encounters any higher fan out node (>k) 
then the pulse will get killed. At higher fan out node, pulse experience an extra capacitive 
load that kills the pulse. So inside the circuit if we are testing presence of Trojan at a 
specific node  of fan out k, then pulse cannot be applied from input through a path where 
fan out is greater than k at any one node. Similarly the voltage based technique aims to 
detect the pulse at the output scan flop, which is also not possible in presence of high fan 
out in logic circuit. And all the scan flops would require pulse capturing capability. In this 
work a single current detector is sufficient to detect presence of Trojans in 100’s of paths. 
One such example is shown in Figure 126, where nodes m and n are Trojan probable nodes. 
 
Figure 126: Finding current observation point and pulse application 
point for a given node (a) original circuit (b) modified circuit to incorporate 
Trojan detection DFS 
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A pulse can be applied to node m from primary input but cannot be applied to node n as 
there are no path from primary input to node n with max fan out of 1. For such nodes we 
have used one extra scan flop in scan chain (as shown in Figure 126) similar to the approach 
used in [2]. From node n there is no path to take this pulse at the output, on the basis of 
above mentioned fan out issue. If we observe supply current of gate “X” then we would be 
able to detect presence (or absence) of pulse at node n. 
We have shown in previous section and will further show in experimental result 
section that under extreme process variation (+- 20 % random Vt change in ss, ff, nominal 
process corners) the proposed current detection technique can detect presence of a pulse in 
any one of 100 observation gates if these is a pulse propagation through any one of them 
(see Figure 134). For stimulus generation and path activation we have used a PODEM[157] 
like algorithm. We do not kill PODEM after finding one stimulus and one activation path, 
we keep on running it to get all possible stimulus and corresponding activation paths. For 
finding pulse application point and current observation point (see Table 35 and Table 36) 




























findTransitionPrb(netlist, random stimuli) 
/*Stimulate netlist with sufficiently large number of random stimuli to find 
low transition probability nodes in the circuit*/ 
S = {ni| TrPrb(ni) < Threshold Probability} 
//select nodes below threshold  transitional probability  
OG=null    // null observable gate set 
For each ni  ∈ S  
        [stimulusi, activation path] 
          =FindStimulusAndActivationPath(netlist, ni ) 
// see algorithm described in Table 34 
        If( activation path ==NULL) 
               Add an extra scan flop (see  Figure 126) 
               [stimulusi, activation path]=FindStimulusAnd 
               ActivationPath(netlist, ni ) 
        ogi =FindobservableGate(netilts , ni, stimulusi ) 
       OG = {OG} U ogi     
Assign VDDcurrentDetector to gates {OG} 
Assign VDD to all other gates 
Synthesize design 
 
Table 36: Algorithm of finding observable gate for a corresponding low 












FindobservableGate(netlist, n, stimulus ) 
      {node values}=circuitSimulator(netlist, stimulus) 
      f= fan out of node n 
      {P}= Traverse netlist graph from node n towards    
      output and track pulse till it reaches output or a  
      higher fan out (>f) node 
      //netlist is a unidirectional graph where logic gates  
       are  nodes and connections are links     
       Plongest =For all path listed in {P} find the longest path 
       og= last gate of  Plongest 




7.6 Required Analog Circuits for On Chip Pulse Generation and Detection 














Figure 127: Modified latch with pulse detector 
 
Figure 128: Pulse detector simulation result 
The voltage pulse detector circuit is a carefully sized clocked inverter and is 
integrated inside the scan flip-flop circuitry. The node Outn (Figure 127) is pre-charged to 
VDD during the low clock phase. During the high clock phase if the input D does not see 
any pulse, the node Outn is held at VDD and in case a pulse appears at the input D, the 
node Outn is discharged to Gnd. At the negative edge of the clock, the node Outp is latched. 
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The pre-charge clock is delayed to avoid hold violation (Figure 128).  The proposed pulse 
detector circuit can detect a pulse of minimum width 10ps.  
7.6.2 Pulse Generator  
 
       
 Figure 129: Pulse generator 
The pulse generation circuit (Figure 129) is shared among multiple flip-flops across 
each pipeline stage (Figure 134). The delay values of the inverters in the pulse generation 
circuit are digitally controlled by using a capacitor bank to precisely vary the pulse width 
of the generated pulse. In Figure 130 simulation result is shown where a single pulse 
generator, generating a pulse of 25ps is driving 16 scan flip flops. It requires proper chain 





Figure 130: Generated pulse (25ps) from pulse generator loaded with 16 scan 
flip-flops 
 
Figure 131: A comparison of pulse width generated and minimum pulse 
width required 
The proposed pulse propagation driven Trojan detection scheme is resilient to 
systematic process variation to a great extent. An experiment is performed where a pulse 
generator is driving a pulse through a logic chain (Figure 120). The pulse generator’s digital 
control is so chosen that it generates the minimum required pulse to propagate through the 
logic chain. The digital control is kept unaltered and the experiment is repeated for various 
process variation conditions. It is apparent from Figure 131 that the pulse generator almost 
tracks the minimum required pulse width at various process conditions. Systematic process 



























process variation gates are faster (slower) it requires narrower (wider) pulse and as the 
delay inverters in pulse generator are also faster (slower) the generated pulse is narrower 
(wider). 













Figure 132: Pulse propagation current sensor 
When a pulse propagates through a logic gate, it sinks current from power supply. 
Weaker the pulse is, lesser is the current drawn from the supply. The peak current 
difference when a pulse is propagating versus it is not propagating is of the orders of 100 
to 1000. Figure 132 is showing the current sensor used to detect the peak current difference. 
Rsense converts the supply current for observables gates to a corresponding voltage. This 
voltage is amplified by the Differential amplifier. Value of Rsense is so chosen that even at 
maximum current drawing condition voltage droop is not significant (voltage droop is 
0.001 volt at maximum current drawing condition in this design).Two peak voltage 
detectors are used to detect peak voltages, one at +ve cycle of the clock and the other at –
ve cycle of the clock. Pulse input is applied at –ve cycle of the clock. So V1 is the peak 
voltage due to quiescent current of the observable gates and V2 is the peak voltage due to 
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pulse propagation through any one of the observable gates. Switches S1 & S2 become 
transparent in +ve and –ve cycle of the clock respectively. One simulation with 20ps 
current pulse (on amplitude 1 µA, off amplitude 10nA) is shown in Figure 133 to illustrate 
the operation of the peak current sensor. Clear pulse is used to drain the charges stored in 
peak detector capacitor to make it ready for next clock cycle test. The comparator goes to 
logic high when V1 goes above V2 by 50mv. This 50mv offset is kept as a guard band for 
process variation. 
7.7 Application to Digital FSM 
 














































Figure 134: Integrating pulse propagation current detector with scan chain 
1 0 P
Scanned in Input 0 1 0 1
0 0 1 0Scanned in Pulse 
Control
Circuit Input 0 1 P 1
Logic High Logic Low Pulse
 
Figure 135: Scanned in values and circuit input 
The proposed pulse propagation (both current sensing and voltage sensing) based 
Trojan detection scheme can easily be incorporated into traditional scan chains available 
in the digital system for scan testing. A pictorial representation of such a system for pipeline 
scanning is shown in Figure 134. Similar integration is possible for boundary scanning 
systems also. In voltage sensing scheme, presence/absence of the pulse is detected at the 
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input of the scan flop (Figure 127). While in current sensing scheme, one extra scan flop is 
used in every pipeline to detect existence of Trojan in the previous pipeline logic stage (see 
Figure 134).  For multiple pulse sensing based detection either the DC voltage is taken out 
(see Figure 136b) or an analog to digital converter is used to integrate it into the scan chain 
(see Figure 136a). A single pulse generator is shared among all the scan flops of a pipeline 
stage. It can be shared among multiple pipelines provided different types of pulses are not 



















Figure 136:  Current sensor integration into the design (a) With an ADC (b) 
Without ADC, taking dc voltage out 
As shown in Figure 134, input to a logic circuit can be a scanned in value or a pulse 
form the pulse generator depending on scanned in pulse control value. A pulse is applied 
to the circuit if scanned in pulse control value is logic 1 (See Figure 135 for explanation). 
It is to be noted that a parallel scan chain is used to scan in pulse control values. In reality 
these extra flip-flops may not be required. Shadow flip-flop in a scan flip-flop can be used 
to scan in these pulse control values. 
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7.8 Possible Attacks on Design For Trojan Circuits: 
Pulse generators, pulse detectors will be provided to the foundry as analog IPs. 
Though it is difficult but not impossible to tamper these analog IPs. We have shown in 
Figure 134 that probable Trojan infested paths are monitored. We can add some extra paths 
(these added extra paths may be from original logic circuitry or added chain of inverters) 
to the monitoring circuit. These paths are sensitized by specific scanned in vectors and 
pulse propagation (or killing) is controlled by pulse width control vector. As these vector 
values are not known to the attacker, tampering in pulse generator or current monitoring 
circuit can be validated during testing. In [147], the authors have proposed to manufacture 
DFT circuits in a different foundry and using 3D integration, integrate them with the 
original die. The same approach is applicable here also. 
7.9 Experimental Results 
In this section we show the efficacy of the proposed pulse based Trojan detection 
through simulation. In this work 45nm free PDK [150]is used for all circuit level 
simulations and layout synthesis.  
7.9.1 Pulse Detection Using Output Voltage Sensing 
The test circuits used to establish the claim are i) a chain of NAND gates, ii) a ripple 
carry adder and iii) a 4x4 multiplier. Process instances are created by altering the threshold 
voltage of each transistors in the netlist. Here best case (worst case) process variation stands 
for Vt reduction (increment) by 20% (10% systematic variation & 10 % random variation). 
A minimally wider pulse propagating through a path is determined for worst case process 
variation. This pulse is propagated through the same path with best case process variation 
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gates with a capacitive load at the Trojan affected node. This experiment is repeated with 
increased value of Trojan capacitance until the pulse gets killed. This is the minimum 
Trojan capacitance the pulse test can detect in presence of process variation. For delay test 
the value of the capacitance is obtained which is able to delay the signal as much as the 
worst case process variation gates were delaying. This is the minimum Trojan capacitance, 
delay test can detect under process variation. 
Table 37: Comparison of proposed pulse propagation test and delay test 
detection accuracy for nand chain 
Logic 
Depth 







Improvement of Pulse Test over 
Delay Test  
5 880aF 1fF 1.13X 
10 880aF 2fF 2.27X 
16 880aF 3fF 3.40X 
22 880aF 4.5fF 5.11X 
38 880aF 9fF 10.22X 
70 880aF 15f 17.04X 
 
Figure 137: Pulse propagation through nand chain 
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Results shown in Table 37 is avouching the claim that detection capability in 
independent of number of gates in a path and also the improvement over delay test is 
growing as the number of gates in a path is increasing . The similar trend is also observed 
for ripple carry adder. As the number of FA blocks are increasing, improvement over delay 
test is increasing proportionally. Simulation results showing minimum detectable 
capacitance values for delay test and pulse test are shown in Table 37 (NAND chain), Table 




Figure 138. Ripple carry adder 
 
Table 38: Minimum detectable capacitance comparison between proposed 
pulse propagation and delay method (**PP: Pulse propagation method;**DM: 
Delay method) 
 Minimum Detectable Trojan Capacitance (fF) 
Trojan Cite C1 C2 C3 
Detection Mechanism PP DM PP DM PP DM 
4 bit Adder 1.3 5.5 1.9 5.5 2.5 5.5 
8 bit Adder 1.0 13 1.3 13 1.7 13 
16 bit Adder 0.95 26 1.2 27 1.5 27 
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Table 39: Trojan detection in a 4x4 multiplier (**D: pulse input) 
   Minimum Detectable 
Trojan Capacitance (fF) 









70ps 0.5 1.3 
Sout7 A=111D 
B=1111 
80ps 2.3 4.0 
Sout8 A=1011 
B=D010 
100ps 2.9 7 
 
Figure 139: 4X4 Multiplier 
 




7.9.2 Pulse Detection Using Supply Current Sensing 
 
Figure 141: Example Trojan 
 
Trojan activation is a rare event as Trojans inputs are stealthily tapped from very low 
activation logic nodes. Nature and location of Trojans are not known beforehand. Trojan 
detection by really activating it, is always an expensive proposition. In this approach, k low 
activity circuit nodes are identified as probable Trojan nodes and transition probability of 
those k nodes are increased artificially to reduce Trojan activation time. Let’s assume after 
increasing transition probability the respective transition probabilities are 𝑝0𝑖 𝑎𝑛𝑑 𝑝1𝑖. 
Then Trojan activation time would be ∏ (1/min (𝑝0𝑖, 𝑝1𝑖) 
𝑘
𝑖=1  cycles. The scheme proposed 
in this work can detect very small Trojans (one such example is shown in Figure 141) in at 
Table 40: Comparison of scan cycles required to detect a Trojan (* ThPr : 
Threshold transitional probability) 
Bench Mark 
Circuits 
(ISCAS 85 and 
TrustHub) 
Thpr # nodes 
below 
ThPr 
Minimum scan cycles 
required to detect any 
Trojan from these nodes 
This Work [2] 
C432 0.05 50 50 250 
C880 0.05 48 48 248 
C1355 0.05 102 102 2102 
C2670 0.1 13 13 213 
C3540 0.05 247 247 2247 
C5315 0.05 40 40 240 
C7552 0.05 146 146 2146 
RS232-T100 0.03 26 26 226 
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most k cycles as k number of pulse propagation will be able to diagnose presence/absence 
of Trojans in k nodes. The improvement in Trojan detection time is exponential over 
artificially increasing activity factor. Table 40 is showing this example for various ISCAS 
85 and TrustHub[11] bench mark circuits. 
 
Figure 142: Current sensor for multiple pulse detection based Trojan 
detection 
 
The current sensor shown in Figure 132 is for sensing current before and during pulse 
propagation and compare them to detect Trojans. The accuracy of the above said sensor 
can be improved by sending multiple pulses of varied pulse width and observing the dc 
voltage for each pulse. The modified current sensor is shown in Figure 142. Four pulses of 
width 20ps, 30ps 40ps and 50ps were used. Let V20, V30, V40 and V50 be the DC voltage 
observed at the sensor output respectively. The metric calculated to detect Trojan is shown 
in equation 6.  












Figure 143: Monte Carlo simulation result (delay measurement) 
 
 




Figure 145: Monte Carlo simulation (multiple pulse propagation technique) 
To compare pulse technique with delay based techniques we took a random path 
from c1355 netlist and created two process lots. For each process lots threshold voltage 
(vt) of every transistor in the netlist is sampled from a normal distribution where mean is 
nominal vt and standard deviation is 0.1vt (0.2vt for process lot 2). Each lot contains 2000 
process varied instances out of which 1000 were Trojan affected. Monte Carlo simulation 
results for all those 2000 devices from each process lots are shown in Figure 143, Figure 
144 and Figure 145. Errors in prediction for Trojan occurrence (false +ve, false –ve, 
average prediction error) is tabulated and shown in Table 41. For a fair comparison among 
the detection techniques we have not employed any process calibration. Process calibration 
will help all the contending Trojan detection techniques. From Figure 143, we see that 
delays are difficult to discern in presence of process variation and average error of 
prediction is high, 22.25% (process lot 1) and 28.9 %( process lot 2). Similarly for single 
pulse propagation (see Table 41) average error is relatively high 9% (process lot 1) and 
22% (process lot 2). For both the techniques prediction accuracy is decreasing as process 
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variation is increasing (process lot 1 to process lot 2), which is obvious and self-
explanatory. We see dramatically improvement in results in Figure 145 for multiple pulse 
propagation technique proposed in this work. Trojan metric proposed in equation (120) can 
easily discern between Trojan affected and Trojan free ICs. Average prediction errors are 
0.0% (process lot 1) and 0.05% (process lot 2). The above results establish the efficacy of 
the proposed Trojan detection scheme by simulation. 
We will explain the process of Trojan detection by taking another TrustHub[11] 
example circuit RS232-T1000. Trojan activation probability here is 3.55e-13. It is almost 
impossible to activate the Trojan and detect it with functional testing. We ran sufficiently 
large number of input patterns and find probable low transition nodes. In this example we 
set threshold probability of 0.03 and implemented pulse based Trojan monitoring for those 
nodes.  We monitored total 26 circuit nodes in this example. Threshold probability 
determines the number of nodes to be observed and thus directly controls extra area 
requirement for security. In this example node “iXMIT_N_CTRL_2_” flags Trojan. 
Table 41: Miss prediction in Trojan detection for various techniques 
 Process lot 1 (+- 10% 
random vt variation) 
Process lot 2 (+- 20% 

















48.3% 9.5% 28.9% 
Pulse Detection Based 
Measurement (Single 
Pulse) [1] 
14% 4% 9% 34% 20% 27% 
Pulse Detection Based 
Measurement (Multiple 
Pulse) [This Work] 
0% 0% 0% 0.1% 0% 0.05% 
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7.9.3 Dopant Trojan Detection  
As explained in section 3, dopant Trojans short circuit node to either VDD or Gnd. 
We took the same random path from c1355 netlist (Trojan experiment of section 8.2) and 
create a short to VDD with 10Ω resistance. As expected the pulse will not propagate and 
the current sensor will be able to detect presence of Trojans in the circuit without any 
difficulty (see Figure 146). 
 
Figure 146: Monte Carlo simulation result (dopant Trojan) 
Extra analog circuitry required for the proposed multiple pulse propagation based 
Trojan detection are laid out and shown in Figure 147 (pulse generator) and in Figure 148 
(current sensor). ISCAS bench mark circuits are synthesized using the 45 nm free PDK 
[150] and an area comparison is shown in  Table 42. Power consumption (shown in Table 
43) of the extra analog circuitry is of not prime concern as they will only be powered on 
during testing. Synopsis’s design compiler is used for logic synthesis. 
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Figure 147: Pulse generator layout 
 
 




Table 42: Area overhead of proposed Trojan detection scheme for bench 
mark circuits 
Bench Mark 




Area Overhead for 
Proposed Trojan Detection 
Scheme 
C3540 2773.55 5.70% 
C5315 3605.15 4.38% 
C6288 2914.03 5.42% 
C7552 3640.36 4.34% 
S35932 28906.06 1.04% 
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Table 43: Power overhead of proposed Trojan detection scheme for bench 
mark circuits 
Bench Mark Circuit 





Power Overhead for Proposed 





C3540 705.83 0.71% 0.21% 
C5315 1270.0 0.39% 0.12% 
C6288 2367.1 0.21% 0.06% 
C7552 1400.0 0.36% 0.11% 
S35932 7484.3 0.06% 0.01% 
7.10 Conclusion 
In this work the authors have given a comprehensive pulse propagation driven Trojan 
detection scheme built on their previous work of [1, 144]. While most of the Trojan 
detection techniques lose diagnostic accuracy amidst process variation, the proposed 
technique is independent of circuit size. No Trojan free manufactured ICs are required for 
model building and no process variation calibration is needed. The current sensor built in 
[1] is modified and also the Trojan detection scheme proposed in [1, 144] is modified in 
order to achieve higher accuracy in detection.  Power and area requirements of the 
additional circuitry used for Trojan detection are given.  The entire Trojan detection 
scheme can be easily integrated with existing JTAG scan chain testing protocol. 
Advantages of the proposed Trojan detection scheme over the other state of the art Trojan 
detection schemes (Delay based detection, artificially increasing activity factors of low 
activity nodes) have been compared and simulation results corroborate the efficacy of the 
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